/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64GlobalISelUtils.cpp | 99 const CmpInst::Predicate P, AArch64CC::CondCode &CondCode, in changeFCMPPredToAArch64CC() 153 const CmpInst::Predicate P, AArch64CC::CondCode &CondCode, in changeVectorFCMPPredToAArch64CC()
|
H A D | AArch64InstructionSelector.cpp | 4466 AArch64CC::CondCode CondCode; in tryOptSelect() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/ |
H A D | LanaiCondCode.h | 10 enum CondCode { enum
|
H A D | LanaiInstrInfo.cpp | 522 unsigned CondCode = MI.getOperand(3).getImm(); in optimizeSelect() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/MCTargetDesc/ |
H A D | ARCInfo.h | 24 enum CondCode { enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/M68k/ |
H A D | M68kInstrInfo.h | 34 enum CondCode { enum
|
H A D | M68kISelLowering.cpp | 2040 unsigned CondCode = in LowerSELECT() local 2181 unsigned CondCode = cast<ConstantSDNode>(CC)->getZExtValue(); in LowerSELECT() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64SpeculationHardening.cpp | 226 MachineBasicBlock &SplitEdgeBB, AArch64CC::CondCode &CondCode, in insertTrackingCode() 247 AArch64CC::CondCode CondCode; in instrumentControlFlow() local
|
H A D | AArch64ISelLowering.cpp | 2129 unsigned CondCode = MI.getOperand(3).getImm(); in EmitF128CSEL() local 2252 AArch64CC::CondCode &CondCode, in changeFPCCToAArch64CC() 2315 AArch64CC::CondCode &CondCode, in changeFPCCToANDAArch64CC() 2345 AArch64CC::CondCode &CondCode, in changeVectorFPCCToAArch64CC()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsInstPrinter.h | 32 enum CondCode { enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/ |
H A D | VE.h | 42 enum CondCode { enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
H A D | XCoreInstrInfo.cpp | 37 enum CondCode { enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/AsmParser/ |
H A D | LanaiAsmParser.cpp | 1077 LPCC::CondCode CondCode = in splitMnemonic() local 1097 LPCC::CondCode CondCode = LPCC::suffixToLanaiCondCode(Mnemonic); in splitMnemonic() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Utils/ |
H A D | AArch64BaseInfo.h | 235 enum CondCode { // Meaning (integer) Meaning (floating-point) enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/AsmParser/ |
H A D | MSP430AsmParser.cpp | 334 unsigned CondCode; in parseJccInstruction() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-exegesis/lib/X86/ |
H A D | Target.cpp | 924 for (int CondCode : CondCodes) in generateInstructionVariants() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
H A D | NVPTXISelDAGToDAG.cpp | 537 static unsigned getPTXCmpMode(const CondCodeSDNode &CondCode, bool FTZ) { in getPTXCmpMode()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86BaseInfo.h | 80 enum CondCode { enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 1341 enum CondCode { enum
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/VE/AsmParser/ |
H A D | VEAsmParser.cpp | 856 VECC::CondCode CondCode = in parseCC() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 1952 static void FPCCToARMCC(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in FPCCToARMCC() 4603 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in getARMCmp() local 4927 static void checkVSELConstraints(ISD::CondCode CC, ARMCC::CondCodes &CondCode, in checkVSELConstraints() 5264 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in LowerSELECT_CC() local 5281 ARMCC::CondCodes CondCode, CondCode2; in LowerSELECT_CC() local 5426 ARMCC::CondCodes CondCode = IntCCToARMCC(CC); in OptimizeVFPBrcond() local 5460 ARMCC::CondCodes CondCode = in LowerBRCOND() local 5513 ARMCC::CondCodes CondCode = in LowerBR_CC() local 5539 ARMCC::CondCodes CondCode, CondCode2; in LowerBR_CC() local 9821 ARMCC::CondCodes CondCode, CondCode2; in LowerFSETCC() local
|
H A D | ARMBaseInstrInfo.cpp | 2360 unsigned CondCode = MI.getOperand(3).getImm(); in optimizeSelect() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86FastISel.cpp | 2880 unsigned BaseOpc, CondCode; in fastLowerIntrinsicCall() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/AsmParser/ |
H A D | AArch64AsmParser.cpp | 447 struct CondCodeOp CondCode; member
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCISelDAGToDAG.cpp | 5618 SDValue CondCode = SelectCC(N->getOperand(2), N->getOperand(3), CC, dl); in Select() local
|