Searched refs:ScaleVT (Results 1 – 2 of 2) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 8428 SDVTList ScaleVT = DAG.getVTList(MVT::f32, MVT::i1); in LowerFDIV32() local
8430 SDValue DenominatorScaled = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, in LowerFDIV32()
8432 SDValue NumeratorScaled = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, in LowerFDIV32()
8537 SDVTList ScaleVT = DAG.getVTList(MVT::f64, MVT::i1); in LowerFDIV64() local
8539 SDValue DivScale0 = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, Y, Y, X); in LowerFDIV64()
8551 SDValue DivScale1 = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, X, Y, X); in LowerFDIV64()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 21081 EVT ScaleVT = SVT.bitsLT(InnerSVT) ? VT : InnerVT; in visitVECTOR_SHUFFLE() local
21082 EVT ScaleSVT = ScaleVT.getScalarType(); in visitVECTOR_SHUFFLE()
21084 if (TLI.isTypeLegal(ScaleVT) && in visitVECTOR_SHUFFLE()
21105 bool LegalMask = TLI.isShuffleMaskLegal(NewMask, ScaleVT); in visitVECTOR_SHUFFLE()
21109 LegalMask = TLI.isShuffleMaskLegal(NewMask, ScaleVT); in visitVECTOR_SHUFFLE()
21113 SV0 = DAG.getBitcast(ScaleVT, SV0); in visitVECTOR_SHUFFLE()
21114 SV1 = DAG.getBitcast(ScaleVT, SV1); in visitVECTOR_SHUFFLE()
21116 VT, DAG.getVectorShuffle(ScaleVT, SDLoc(N), SV0, SV1, NewMask)); in visitVECTOR_SHUFFLE()
|