Home
last modified time | relevance | path

Searched +full:d +full:- +full:cache +full:- +full:block +full:- +full:size (Results 1 – 25 of 755) sorted by relevance

12345678910>>...31

/freebsd-src/sys/contrib/device-tree/src/riscv/sophgo/
H A Dsg2042-cpus.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #address-cells = <1>;
9 #size-cells = <0>;
10 timebase-frequency = <50000000>;
12 cpu-map {
260 riscv,isa-base = "rv64i";
261 riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
265 i-cache-block-size = <64>;
266 i-cache-size = <65536>;
267 i-cache-sets = <512>;
[all …]
H A Dcv18xx.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/clock/sophgo,cv1800.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
12 #address-cells = <1>;
13 #size-cell
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/sifive/
H A Dfu540-c000.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2018-2019 SiFive, Inc */
4 /dts-v1/;
6 #include <dt-bindings/clock/sifive-fu540-prci.h>
9 #address-cells = <2>;
10 #size-cells = <2>;
11 compatible = "sifive,fu540-c000", "sifive,fu540";
23 #address-cells = <1>;
24 #size-cells = <0>;
28 i-cache-block-size = <64>;
[all …]
H A Dfu740-c000.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
4 /dts-v1/;
6 #include <dt-bindings/clock/sifive-fu740-prci.h>
9 #address-cells = <2>;
10 #size-cells = <2>;
11 compatible = "sifive,fu740-c000", "sifive,fu740";
23 #address-cells = <1>;
24 #size-cells = <0>;
28 i-cache-block-size = <64>;
29 i-cache-sets = <128>;
[all …]
/freebsd-src/sys/contrib/device-tree/src/riscv/microchip/
H A Dmicrochip-mpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
6 #include "microchip-mpfs-fabric.dtsi"
9 #address-cells = <2>;
10 #size-cells = <2>;
15 #address-cells = <1>;
16 #size-cells = <0>;
21 i-cache-block-size = <64>;
[all …]
H A Dmpfs.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
2 /* Copyright (c) 2020-2021 Microchip Technology Inc */
4 /dts-v1/;
5 #include "dt-bindings/clock/microchip,mpfs-clock.h"
8 #address-cells = <2>;
9 #size-cell
[all...]
/freebsd-src/sys/contrib/device-tree/Bindings/riscv/
H A Dcpus.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR MIT)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: RISC-V CPUs
10 - Paul Walmsley <paul.walmsley@sifive.com>
11 - Palme
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/thead/
H A Dth1520.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
7 #include <dt-bindings/interrupt-controller/irq.h>
8 #include <dt-bindings/clock/thead,th1520-clk-ap.h>
12 #address-cells = <2>;
13 #size
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/starfive/
H A Djh7100.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 /dts-v1/;
8 #include <dt-bindings/clock/starfive-jh7100.h>
9 #include <dt-bindings/reset/starfive-jh7100.h>
13 #address-cells = <2>;
14 #size
[all...]
H A Djh7110.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
7 /dts-v1/;
8 #include <dt-bindings/clock/starfive,jh7110-crg.h>
9 #include <dt-bindings/power/starfive,jh7110-pmu.h>
10 #include <dt-bindings/reset/starfive,jh7110-cr
[all...]
/freebsd-src/sys/contrib/device-tree/src/riscv/kendryte/
H A Dk210.dtsi1 // SPDX-License-Identifier: GPL-2.0+
6 #include <dt-bindings/clock/k210-clk.h>
10 * Although the K210 is a 64-bit CPU, the address bus is only 32-bits
13 #address-cells = <1>;
14 #size-cells = <1>;
23 * Since this is a non-ratified draft specification, the kernel does not
28 #address-cells = <1>;
29 #size-cells = <0>;
30 timebase-frequency = <7800000>;
36 mmu-type = "none";
[all …]
/freebsd-src/sys/contrib/openzfs/man/man8/
H A Dzdb.828 .Op Fl I Ar inflight-I/O-ops
31 .Op Fl U Ar cache
34 .Op Ar poolname Ns Op / Ns Ar dataset Ns | Ns Ar objset-ID
39 .Op Fl U Ar cache
41 .Ar poolname Ns Op Ar / Ns Ar dataset Ns | Ns Ar objset-ID
46 .Op Fl U Ar cache
48 .Ar poolname Ns Ar / Ns Ar objset-ID
49 .Op Ar backup-flags
53 .Op Fl U Ar cache
[all...]
/freebsd-src/sys/contrib/device-tree/src/powerpc/
H A Diss4xx-mpic.dts15 /dts-v1/;
20 #address-cells = <2>;
21 #size-cells = <1>;
22 model = "ibm,iss-4xx";
23 compatible = "ibm,iss-4xx";
24 dcr-parent = <&{/cpus/cpu@0}>;
31 #address-cells = <1>;
32 #size-cells = <0>;
38 clock-frequency = <100000000>; // 100Mhz :-)
39 timebase-frequency = <100000000>;
[all …]
H A Dmicrowatt.dts1 /dts-v1/;
4 #size-cells = <0x02>;
5 #address-cells = <0x02>;
6 model-name = "microwatt";
7 compatible = "microwatt-soc";
13 reserved-memory {
14 #size-cells = <0x02>;
15 #address-cells = <0x02>;
26 #clock-cells = <0>;
27 compatible = "fixed-clock";
[all …]
H A Diss4xx.dts15 /dts-v1/;
18 #address-cells = <2>;
19 #size-cells = <1>;
20 model = "ibm,iss-4xx";
21 compatible = "ibm,iss-4xx";
22 dcr-parent = <&{/cpus/cpu@0}>;
29 #address-cells = <1>;
30 #size-cells = <0>;
36 clock-frequency = <100000000>; // 100Mhz :-)
37 timebase-frequency = <100000000>;
[all …]
/freebsd-src/contrib/llvm-project/llvm/lib/Analysis/
H A DMemoryDependenceAnalysis.cpp1 //===- MemoryDependenceAnalysis.cpp - Mem Deps Implementation --------
737 AssertSorted(MemoryDependenceResults::NonLocalDepInfo & Cache,int Count=-1) AssertSorted() argument
752 NonLocalDepInfo &Cache = CacheP.first; getNonLocalCallDependency() local
936 getNonLocalInfoForBlock(Instruction * QueryInst,const MemoryLocation & Loc,bool isLoad,BasicBlock * BB,NonLocalDepInfo * Cache,unsigned NumSortedEntries,BatchAAResults & BatchAA) getNonLocalInfoForBlock() argument
1021 SortNonLocalDepInfoCache(MemoryDependenceResults::NonLocalDepInfo & Cache,unsigned NumSortedEntries) SortNonLocalDepInfoCache() argument
1157 NonLocalDepInfo *Cache = &CacheInfo->NonLocalDeps; getNonLocalPointerDepFromBB() local
[all...]
/freebsd-src/sbin/dump/
H A Dcache.c2 * CACHE.C
4 * Block cache for dump
35 typedef struct Block { struct
36 struct Block *b_HNext; /* must be first field */ argument
39 } Block; argument
45 static Block **BlockHash;
55 Block *base; in cinit()
57 if ((BlockSize = sblock->fs_bsize * BLKFACTOR) > MAXBSIZE) in cinit()
62 msg("Cache %d MB, blocksize = %d\n", in cinit()
65 base = calloc(sizeof(Block), NBlocks); in cinit()
[all …]
/freebsd-src/usr.sbin/ctladm/
H A Dctladm.83 .\" Copyright (c) 2015-2021 Alexander Motin <mav@FreeBSD.org>
36 .\" $Id: //depot/users/kenm/FreeBSD-test2/usr.sbin/ctladm/ctladm.8#3 $
71 .Aq Fl d Ar datalen
72 .Aq Fl f Ar file|-
81 .Aq Fl d Ar datalen
82 .Aq Fl f Ar file|-
96 .Op Fl d
98 .Op Fl c Ar size
135 .Op Fl d Ar delete_id
140 .Op Fl d Ar device_id
[all …]
/freebsd-src/sys/contrib/device-tree/src/sh/
H A Dj2_mimas_v2.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 compatible = "jcore,j2-soc";
8 #address-cells = <1>;
9 #size-cells = <1>;
11 interrupt-parent = <&aic>;
14 #address-cell
[all...]
/freebsd-src/sys/contrib/openzfs/man/man7/
H A Dzpoolconcepts.79 .\" or https://opensource.org/licenses/CDDL-1.0.
27 .\" Copyright (c) 2017 Open-E, Inc. All Rights Reserved.
42 .Bl -tag -width "special"
44 A block device, typically located under
68 .Em N No disks of size Em X No can hold Em X No bytes and can withstand Em N-1
71 A distributed-parity layout, similar to RAID-5/6, with improved distribution of
72 parity, and which does not suffer from the RAID-5/6
83 vdev type specifies a single-parity raidz group; the
85 vdev type specifies a double-parity raidz group; and the
87 vdev type specifies a triple-parity raidz group.
[all …]
/freebsd-src/sys/dev/mlx5/mlx5_core/
H A Dmlx5_cmd.c1 /*-
2 * Copyright (c) 2013-2019, Mellanox Technologies, Ltd. All rights reserved.
32 #include <linux/dma-mapping.h>
36 #include <linux/io-mapping.h>
43 static int mlx5_copy_from_msg(void *to, struct mlx5_cmd_msg *from, int size);
107 return ERR_PTR(-ENOMEM); in alloc_cmd()
109 ent->in = in; in alloc_cmd()
110 ent->uin_size = uin_size; in alloc_cmd()
111 ent->out = out; in alloc_cmd()
112 ent->uou in alloc_cmd()
195 verify_block_sig(struct mlx5_cmd_prot_block * block) verify_block_sig() argument
206 calc_block_sig(struct mlx5_cmd_prot_block * block,u8 token,int csum) calc_block_sig() argument
223 struct mlx5_cmd_prot_block *block; calc_chain_sig() local
286 struct mlx5_cmd_prot_block *block; verify_signature() local
302 dump_buf(void * buf,int size,int data_only,int offset) dump_buf() argument
752 struct mlx5_cmd_prot_block *block; dump_command() local
1044 mlx5_copy_to_msg(struct mlx5_cmd_msg * to,void * from,size_t size) mlx5_copy_to_msg() argument
1058 struct mlx5_cmd_prot_block *block; mlx5_copy_to_msg() local
1070 mlx5_copy_from_msg(void * to,struct mlx5_cmd_msg * from,int size) mlx5_copy_from_msg() argument
1084 struct mlx5_cmd_prot_block *block; mlx5_copy_from_msg() local
1097 mlx5_alloc_cmd_msg(struct mlx5_core_dev * dev,gfp_t flags,size_t size) mlx5_alloc_cmd_msg() argument
1112 struct mlx5_cmd_prot_block *block; mlx5_alloc_cmd_msg() local
[all...]
/freebsd-src/stand/common/
H A Dbcache.c1 /*-
30 * Simple hashed block cache
56 * bcache per device node. cache is allocated on device first open and freed
57 * on last close, to save memory. The issue there is the size; biosdisk
74 static u_int bcache_units; /* number of devices with cache */
83 #define BHASH(bc, blkno) ((blkno) & ((bc)->bcache_nblks - 1))
85 ((bc)->bcache_ctl[BHASH((bc), (blkno))].bc_blkno != (blkno))
95 * Initialise the cache for (nblks) of (bsize).
106 * add number of devices to bcache. we have to divide cache space
135 * the bcache block count must be power of 2 for hash function in bcache_allocate()
[all …]
/freebsd-src/contrib/llvm-project/openmp/runtime/src/
H A Dkmp_alloc.cpp2 * kmp_alloc.cpp -- private/shared dynamic memory allocation and management
5 //===----------------------------------------------------------------------===//
9 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
11 //===----------------------------------------------------------------------===//
38 /* The three modes of operation are, fifo search, lifo search, and best-fit */
47 static void *bget(kmp_info_t *th, bufsize size);
48 static void *bgetz(kmp_info_t *th, bufsize size);
56 /* Buffer allocation size quantum: all buffers allocated are a
57 multiple of this size. This MUST be a power of two. */
59 /* On IA-32 architecture with Linux* OS, malloc() does not
[all …]
/freebsd-src/sys/contrib/device-tree/src/riscv/allwinner/
H A Dsun20i-d1s.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2 // Copyright (C) 2021-2022 Samuel Holland <samuel@sholland.org>
6 #include "sunxi-d1s-t113.dtsi"
10 timebase-frequency = <24000000>;
11 #address-cells = <1>;
12 #size-cells = <0>;
19 d-cache-block-size = <64>;
20 d-cache-sets = <256>;
21 d-cache-size = <32768>;
22 i-cache-block-size = <64>;
[all …]
/freebsd-src/sys/dev/mmc/
H A Dmmcsd.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
35 * Group. This Simplified Specification is provided on a non-confidential
38 * Association, SD Group, SD-3C LLC or other third parties.
44 * is provided "AS-IS" without any representations or warranties of any
45 * kind. No responsibility is assumed by the SD Group, SD-3C LLC or the SD
47 * right of the SD Group, SD-
232 off_t erase_size, sector_size, size, wp_size; mmcsd_attach() local
433 mmcsd_pretty_size(off_t size,char * unit) mmcsd_pretty_size() argument
486 struct disk *d; mmcsd_add_part() local
833 u_long cnt, size; mmcsd_ioctl() local
1164 daddr_t block, end; mmcsd_rw() local
1239 daddr_t block, end, start, stop; mmcsd_delete() local
1375 daddr_t block, end; mmcsd_dump() local
1420 daddr_t block, end; mmcsd_task() local
[all...]

12345678910>>...31