| /llvm-project/clang/lib/CodeGen/Targets/ |
| H A D | BPF.cpp | 40 llvm::Type *RegTy = llvm::IntegerType::get(getVMContext(), 64); in classifyArgumentType() local
|
| H A D | PPC.cpp | 881 llvm::Type *RegTy = llvm::IntegerType::get(getVMContext(), RegBits); classifyArgumentType() local
|
| /llvm-project/clang/lib/StaticAnalyzer/Checkers/ |
| H A D | BoolAssignmentChecker.cpp | 67 QualType RegTy = TR->getValueType(); in checkBind() local
|
| /llvm-project/llvm/tools/llvm-reduce/deltas/ |
| H A D | ReduceInstructionsMIR.cpp | 102 LLT RegTy = MRI->getType(Reg); in extractInstrFromFunction() local
|
| /llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsRegisterBankInfo.cpp | 432 LLT RegTy = MRI.getType(Op.getReg()); getInstrMapping() local
|
| H A D | MipsCallLowering.cpp | 428 LLT RegTy = LLT::scalar(RegSize * 8); in lowerFormalArguments() local
|
| H A D | MipsISelLowering.cpp | 4411 MVT RegTy = MVT::getIntegerVT(GPRSizeInBytes * 8); copyByValRegs() local
4440 RegTy = MVT::getIntegerVT(RegSizeInBytes * 8); passByValArg() local
4530 MVT RegTy = MVT::getIntegerVT(RegSizeInBytes * 8); writeVarArgRegs() local
[all...] |
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | Utils.cpp | 502 extractParts(Register Reg,LLT RegTy,LLT MainTy,LLT & LeftoverTy,SmallVectorImpl<Register> & VRegs,SmallVectorImpl<Register> & LeftoverRegs,MachineIRBuilder & MIRBuilder,MachineRegisterInfo & MRI) extractParts() argument
601 LLT RegTy = MRI.getType(Reg); extractVectorParts() local
901 getFunctionLiveInPhysReg(MachineFunction & MF,const TargetInstrInfo & TII,MCRegister PhysReg,const TargetRegisterClass & RC,const DebugLoc & DL,LLT RegTy) getFunctionLiveInPhysReg() argument
[all...] |
| H A D | RegBankSelect.cpp | 174 LLT RegTy = MRI->getType(MO.getReg()); in repairReg() local
|
| H A D | CallLowering.cpp | 1380 const LLT RegTy = MRI.getType(ValVReg); assignValueToReg() local
|
| H A D | CombinerHelper.cpp | 920 LLT RegTy = MRI.getType(LoadReg); matchCombineLoadWithAndMask() local
1034 LLT RegTy = MRI.getType(DstReg); matchSextInRegOfLoad() local
|
| H A D | LegalizerHelper.cpp | 5841 LLT RegTy = MRI.getType(MI.getOperand(0).getReg()); narrowScalarAddSub() local
6018 LLT RegTy = MRI.getType(MI.getOperand(0).getReg()); narrowScalarInsert() local
|
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineRegisterInfo.cpp | 96 const LLT RegTy = getType(Reg); constrainRegAttrs() local
|
| /llvm-project/llvm/tools/llvm-reduce/ |
| H A D | ReducerWorkItem.cpp | 304 LLT RegTy = SrcMRI->getType(Reg); cloneMF() local
|
| /llvm-project/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 207 struct RegTy { global() struct
208 RegNum__anon750512470111::HexagonOperand::RegTy global() argument
|
| /llvm-project/llvm/lib/Target/X86/GISel/ |
| H A D | X86InstructionSelector.cpp | 1603 const LLT RegTy = MRI.getType(DstReg); selectMulDivRem() local
|
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 4017 MVT RegTy = MemTy == MVT::i64 ? MVT::i64 : MVT::i32; SelectCMP_SWAP() local
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 6552 LLT RegTy; legalizeImageIntrinsic() local
|