/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVTargetTransformInfo.cpp | 153 unsigned NumLoads = VTy->getNumElements(); in getGatherScatterOpCost() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
H A D | NVPTXLowerAggrCopies.cpp | 109 unsigned NumLoads = DL.getTypeStoreSize(LI->getType()); in runOnFunction() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
H A D | HexagonTargetTransformInfo.cpp | 190 unsigned NumLoads = alignTo(VecWidth, AlignWidth) / AlignWidth; in getMemoryOpCost() local 202 unsigned NumLoads = alignTo(VecWidth, AlignWidth) / AlignWidth; in getMemoryOpCost() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/Analysis/ |
H A D | LoopAccessAnalysis.h | 628 unsigned NumLoads; variable
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
H A D | ExpandMemCmp.cpp | 375 const unsigned NumLoads = in getCompareLoadPairs() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86InterleavedAccess.cpp | 198 unsigned int NumLoads = NumSubVectors; in decompose() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | TargetInstrInfo.h | 1312 unsigned NumLoads) const { in shouldScheduleLoadsNear() 1387 unsigned NumLoads, unsigned NumBytes) const { in shouldClusterMemOps()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | ScheduleDAGSDNodes.cpp | 270 unsigned NumLoads = 0; in ClusterNeighboringLoads() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/ |
H A D | LowerMatrixIntrinsics.cpp | 195 unsigned NumLoads = 0; member
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegisterBankInfo.cpp | 1436 int NumLoads = 1; in applyMappingSBufferLoad() local
|
H A D | SIInstrInfo.cpp | 429 unsigned NumLoads, in shouldClusterMemOps()
|
H A D | SIISelLowering.cpp | 6348 unsigned NumLoads = 1; in lowerSBuffer() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64InstrInfo.cpp | 3089 ArrayRef<const MachineOperand *> BaseOps2, unsigned NumLoads, in shouldClusterMemOps()
|
H A D | AArch64ISelLowering.cpp | 11345 unsigned NumLoads = getNumInterleavedAccesses(VTy, DL); in lowerInterleavedLoad() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
H A D | PPCInstrInfo.cpp | 2789 ArrayRef<const MachineOperand *> BaseOps2, unsigned NumLoads, in shouldClusterMemOps()
|
/netbsd-src/external/apache2/llvm/dist/llvm/utils/TableGen/ |
H A D | CodeGenDAGPatterns.cpp | 4083 unsigned NumLoads = 0; in VerifyInstructionFlags() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
H A D | LoopVectorize.cpp | 6442 unsigned NumLoads = Legal->getNumLoads(); in selectInterleaveCount() local
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 19653 unsigned NumLoads = getNumInterleavedAccesses(VecTy, DL); in lowerInterleavedLoad() local
|