Searched refs:VECTOR_REVERSE (Results 1 – 8 of 8) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 577 VECTOR_REVERSE, enumerator
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 305 case ISD::VECTOR_REVERSE: return "vector_reverse"; in getOperationName()
|
| H A D | LegalizeVectorTypes.cpp | 994 case ISD::VECTOR_REVERSE: in SplitVectorResult()
2751 Lo = DAG.getNode(ISD::VECTOR_REVERSE, DL, InHi.getValueType(), InHi); in SplitVecRes_VECTOR_REVERSE()
2752 Hi = DAG.getNode(ISD::VECTOR_REVERSE, DL, InLo.getValueType(), InLo); in SplitVecRes_VECTOR_REVERSE()
3934 case ISD::VECTOR_REVERSE: in WidenVectorResult()
5630 SDValue ReverseVal = DAG.getNode(ISD::VECTOR_REVERSE, dl, WidenVT, OpValue); in WidenVecRes_VECTOR_REVERSE()
|
| H A D | LegalizeIntegerTypes.cpp | 112 case ISD::VECTOR_REVERSE: in PromoteIntegerResult()
5407 return DAG.getNode(ISD::VECTOR_REVERSE, dl, OutVT, V0); in PromoteIntRes_VECTOR_REVERSE()
|
| H A D | SelectionDAGBuilder.cpp | 11543 setValue(&I, DAG.getNode(ISD::VECTOR_REVERSE, DL, VT, V)); in visitVectorReverse()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 586 setOperationAction(ISD::VECTOR_REVERSE, VT, Custom); in RISCVTargetLowering()
669 setOperationAction({ISD::STEP_VECTOR, ISD::VECTOR_REVERSE}, VT, Custom); in RISCVTargetLowering()
758 setOperationAction({ISD::VECTOR_REVERSE, ISD::VECTOR_SPLICE}, VT, Custom); in RISCVTargetLowering()
4051 case ISD::VECTOR_REVERSE: in LowerOperation()
6481 SDValue Op2 = DAG.getNode(ISD::VECTOR_REVERSE, DL, WidenVT, Op1); in lowerVECTOR_REVERSE()
6505 Lo = DAG.getNode(ISD::VECTOR_REVERSE, DL, LoVT, Lo); in lowerVECTOR_REVERSE()
6506 Hi = DAG.getNode(ISD::VECTOR_REVERSE, DL, HiVT, Hi); in lowerVECTOR_REVERSE()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 701 def vector_reverse : SDNode<"ISD::VECTOR_REVERSE", SDTVecReverse>;
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 5012 return DAG.getNode(ISD::VECTOR_REVERSE, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
9216 Pred = DAG.getNode(ISD::VECTOR_REVERSE, DL, PredVT, Pred); in LowerVECTOR_SPLICE()
23808 Op = DAG.getNode(ISD::VECTOR_REVERSE, DL, ContainerVT, Op1); in LowerFixedLengthVECTOR_SHUFFLEToSVE()
|