Searched refs:Rsrc (Results 1 – 4 of 4) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.cpp | 5594 MachineOperand &Rsrc) { in emitLoadSRsrcFromVGPRLoop() argument 5612 Register VRsrc = Rsrc.getReg(); in emitLoadSRsrcFromVGPRLoop() 5613 unsigned VRsrcUndef = getUndefRegState(Rsrc.isUndef()); in emitLoadSRsrcFromVGPRLoop() 5615 unsigned RegSize = TRI->getRegSizeInBits(Rsrc.getReg(), MRI); in emitLoadSRsrcFromVGPRLoop() 5676 Rsrc.setReg(SRsrc); in emitLoadSRsrcFromVGPRLoop() 5677 Rsrc.setIsKill(); in emitLoadSRsrcFromVGPRLoop() 5702 MachineOperand &Rsrc, MachineDominatorTree *MDT, in loadSRsrcFromVGPR() argument 5777 emitLoadSRsrcFromVGPRLoop(TII, MRI, MBB, *LoopBB, *BodyBB, DL, Rsrc); in loadSRsrcFromVGPR() 5787 extractRsrcPtr(const SIInstrInfo &TII, MachineInstr &MI, MachineOperand &Rsrc) { in extractRsrcPtr() argument 5794 TII.buildExtractSubReg(MI, MRI, Rsrc, &AMDGPU::VReg_128RegClass, in extractRsrcPtr() [all …]
|
| H A D | AMDGPUISelDAGToDAG.cpp | 1364 SDValue Addr, SDValue &Rsrc, in SelectMUBUFScratchOffen() argument 1372 Rsrc = CurDAG->getRegister(Info->getScratchRSrcReg(), MVT::v4i32); in SelectMUBUFScratchOffen() 1494 uint64_t Rsrc = TII->getDefaultRsrcDataFormat() | in SelectMUBUFOffset() local 1501 SRsrc = SDValue(Lowering.buildRSRC(*CurDAG, DL, Ptr, 0, Rsrc), 0); in SelectMUBUFOffset()
|
| H A D | SIISelLowering.h | 75 SDValue lowerSBuffer(EVT VT, SDLoc DL, SDValue Rsrc, SDValue Offset,
|
| H A D | SIISelLowering.cpp | 6730 SDValue SITargetLowering::lowerSBuffer(EVT VT, SDLoc DL, SDValue Rsrc, in lowerSBuffer() argument 6747 Rsrc, in lowerSBuffer() 6785 Rsrc, // rsrc in lowerSBuffer()
|