Searched refs:OpcodeMask (Results 1 – 6 of 6) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.h | 256 const SmallBitVector &OpcodeMask) const;
|
| H A D | X86TargetTransformInfo.cpp | 6007 const SmallBitVector &OpcodeMask) const { in isLegalAltInstr()
6016 assert(OpcodeMask.size() == NumElements && "Mask and VecTy are incompatible"); in isLegalAltInstr()
6022 unsigned Opc = OpcodeMask.test(Lane) ? Opcode1 : Opcode0; in isLegalAltInstr()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/Analysis/ |
| H A D | TargetTransformInfo.h | 679 const SmallBitVector &OpcodeMask) const;
1662 const SmallBitVector &OpcodeMask) const = 0;
2112 const SmallBitVector &OpcodeMask) const override { in isLegalAltInstr() argument
2113 return Impl.isLegalAltInstr(VecTy, Opcode0, Opcode1, OpcodeMask); in isLegalAltInstr()
|
| H A D | TargetTransformInfoImpl.h | 287 const SmallBitVector &OpcodeMask) const { in isLegalAltInstr() argument
|
| /openbsd-src/gnu/llvm/llvm/lib/Analysis/ |
| H A D | TargetTransformInfo.cpp | 424 const SmallBitVector &OpcodeMask) const { in isLegalAltInstr()
425 return TTIImpl->isLegalAltInstr(VecTy, Opcode0, Opcode1, OpcodeMask); in isLegalAltInstr()
|
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/Vectorize/ |
| H A D | SLPVectorizer.cpp | 4151 SmallBitVector OpcodeMask(TE->Scalars.size(), false); in reorderTopToBottom() local
4154 OpcodeMask.set(Lane); in reorderTopToBottom()
4156 if (TTIRef.isLegalAltInstr(VecTy, Opcode0, Opcode1, OpcodeMask)) { in reorderTopToBottom()
|