Searched refs:IsRet (Results 1 – 5 of 5) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.h | 193 const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet,
197 bool IsRet, CallLoweringInfo *CLI,
|
| H A D | LoongArchISelLowering.cpp | 1891 CCState &State, bool IsFixed, bool IsRet, in CC_LoongArch() argument
1900 if (IsRet && ValNo > 1) in CC_LoongArch()
2037 const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet, in analyzeInputArgs() argument
2043 if (IsRet) in analyzeInputArgs()
2050 CCInfo, /*IsFixed=*/true, IsRet, ArgTy)) { in analyzeInputArgs()
2060 const SmallVectorImpl<ISD::OutputArg> &Outs, bool IsRet, in analyzeOutputArgs() argument
2068 CCInfo, Outs[i].IsFixed, IsRet, OrigTy)) { in analyzeOutputArgs()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 633 bool IsFixed, bool IsRet, Type *OrigTy,
638 const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet,
642 bool IsRet, CallLoweringInfo *CLI,
|
| H A D | RISCVISelLowering.cpp | 11989 bool IsRet, Type *OrigTy, const RISCVTargetLowering &TLI, in CC_RISCV() argument
12006 if (!LocVT.isVector() && IsRet && ValNo > 1) in CC_RISCV()
12149 if (IsRet) in CC_RISCV()
12223 const SmallVectorImpl<ISD::InputArg> &Ins, bool IsRet, in analyzeInputArgs() argument
12237 if (IsRet) in analyzeInputArgs()
12244 ArgFlags, CCInfo, /*IsFixed=*/true, IsRet, ArgTy, *this, in analyzeInputArgs()
12255 const SmallVectorImpl<ISD::OutputArg> &Outs, bool IsRet, in analyzeOutputArgs() argument
12270 ArgFlags, CCInfo, Outs[i].IsFixed, IsRet, OrigTy, *this, in analyzeOutputArgs()
12442 bool IsFixed, bool IsRet, Type *OrigTy, in CC_RISCV_FastCC() argument
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.td | 2757 bit IsRet = isRet;
2933 let ColFields = ["IsRet"];
|