Home
last modified time | relevance | path

Searched refs:vmw_write (Results 1 – 8 of 8) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/vmwgfx/
H A Dvmwgfx_ldu.c121 vmw_write(dev_priv, SVGA_REG_NUM_GUEST_DISPLAYS, in vmw_ldu_commit_list()
128 vmw_write(dev_priv, SVGA_REG_DISPLAY_ID, i); in vmw_ldu_commit_list()
129 vmw_write(dev_priv, SVGA_REG_DISPLAY_IS_PRIMARY, !i); in vmw_ldu_commit_list()
130 vmw_write(dev_priv, SVGA_REG_DISPLAY_POSITION_X, crtc->x); in vmw_ldu_commit_list()
131 vmw_write(dev_priv, SVGA_REG_DISPLAY_POSITION_Y, crtc->y); in vmw_ldu_commit_list()
132 vmw_write(dev_priv, SVGA_REG_DISPLAY_WIDTH, crtc->mode.hdisplay); in vmw_ldu_commit_list()
133 vmw_write(dev_priv, SVGA_REG_DISPLAY_HEIGHT, crtc->mode.vdisplay); in vmw_ldu_commit_list()
134 vmw_write(dev_priv, SVGA_REG_DISPLAY_ID, SVGA_ID_INVALID); in vmw_ldu_commit_list()
H A Dvmwgfx_fifo.c62 vmw_write(dev_priv, SVGA_REG_DEV_CAP, SVGA3D_DEVCAP_3D); in vmw_fifo_have_3d()
137 vmw_write(dev_priv, SVGA_REG_ENABLE, SVGA_REG_ENABLE_ENABLE | in vmw_fifo_init()
139 vmw_write(dev_priv, SVGA_REG_TRACES, 0); in vmw_fifo_init()
157 vmw_write(dev_priv, SVGA_REG_CONFIG_DONE, 1); in vmw_fifo_init()
181 vmw_write(dev_priv, SVGA_REG_SYNC, reason); in vmw_fifo_ping_host()
189 vmw_write(dev_priv, SVGA_REG_SYNC, SVGA_SYNC_GENERIC); in vmw_fifo_release()
195 vmw_write(dev_priv, SVGA_REG_CONFIG_DONE, in vmw_fifo_release()
197 vmw_write(dev_priv, SVGA_REG_ENABLE, in vmw_fifo_release()
199 vmw_write(dev_priv, SVGA_REG_TRACES, in vmw_fifo_release()
H A Dvmwgfx_kms.c1888 vmw_write(vmw_priv, SVGA_REG_PITCHLOCK, pitch); in vmw_kms_write_svga()
1892 vmw_write(vmw_priv, SVGA_REG_WIDTH, width); in vmw_kms_write_svga()
1893 vmw_write(vmw_priv, SVGA_REG_HEIGHT, height); in vmw_kms_write_svga()
1894 vmw_write(vmw_priv, SVGA_REG_BITS_PER_PIXEL, bpp); in vmw_kms_write_svga()
1931 vmw_write(vmw_priv, SVGA_REG_DISPLAY_ID, i); in vmw_kms_save_vga()
1937 vmw_write(vmw_priv, SVGA_REG_DISPLAY_ID, SVGA_ID_INVALID); in vmw_kms_save_vga()
1959 vmw_write(vmw_priv, SVGA_REG_WIDTH, vmw_priv->vga_width); in vmw_kms_restore_vga()
1960 vmw_write(vmw_priv, SVGA_REG_HEIGHT, vmw_priv->vga_height); in vmw_kms_restore_vga()
1961 vmw_write(vmw_priv, SVGA_REG_BITS_PER_PIXEL, vmw_priv->vga_bpp); in vmw_kms_restore_vga()
1963 vmw_write(vmw_priv, SVGA_REG_PITCHLOCK, in vmw_kms_restore_vga()
[all …]
H A Dvmwgfx_drv.c687 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2); in vmw_driver_load()
755 vmw_write(dev_priv, SVGA_REG_DEV_CAP, in vmw_driver_load()
759 vmw_write(dev_priv, SVGA_REG_DEV_CAP, in vmw_driver_load()
935 vmw_write(dev_priv, SVGA_REG_DEV_CAP, SVGA3D_DEVCAP_DXCONTEXT); in vmw_driver_load()
956 vmw_write(dev_priv, SVGA_REG_DEV_CAP, in vmw_driver_load()
1235 vmw_write(dev_priv, SVGA_REG_ENABLE, SVGA_REG_ENABLE); in __vmw_svga_enable()
1265 vmw_write(dev_priv, SVGA_REG_ENABLE, in __vmw_svga_disable()
1301 vmw_write(dev_priv, SVGA_REG_ENABLE, in vmw_svga_disable()
1451 vmw_write(dev_priv, SVGA_REG_ID, SVGA_ID_2); in vmw_pm_restore()
H A Dvmwgfx_irq.c339 vmw_write(dev_priv, SVGA_REG_IRQMASK, dev_priv->irq_mask); in vmw_generic_waiter_add()
350 vmw_write(dev_priv, SVGA_REG_IRQMASK, dev_priv->irq_mask); in vmw_generic_waiter_remove()
461 vmw_write(dev_priv, SVGA_REG_IRQMASK, 0); in vmw_irq_uninstall()
H A Dvmwgfx_ioctl.c170 vmw_write(dev_priv, SVGA_REG_DEV_CAP, i); in vmw_fill_compat_cap()
227 vmw_write(dev_priv, SVGA_REG_DEV_CAP, i); in vmw_get_cap_3d_ioctl()
H A Dvmwgfx_cmdbuf.c318 vmw_write(man->dev_priv, SVGA_REG_COMMAND_HIGH, val); in vmw_cmdbuf_header_submit()
322 vmw_write(man->dev_priv, SVGA_REG_COMMAND_LOW, val); in vmw_cmdbuf_header_submit()
H A Dvmwgfx_drv.h668 static inline void vmw_write(struct vmw_private *dev_priv, in vmw_write() function