Home
last modified time | relevance | path

Searched refs:v_taps (Results 1 – 14 of 14) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
H A Damdgpu_dce_transform.c127 if (data->taps.h_taps + data->taps.v_taps <= 2) { in setup_scaling_configuration()
138 SCL_V_NUM_OF_TAPS, data->taps.v_taps - 1); in setup_scaling_configuration()
281 dc_fixpt_from_int(data->taps.v_taps + 1)), in calculate_inits()
357 coeffs_v = get_filter_coeffs_16p(data->taps.v_taps, data->ratios.vert); in dce_transform_set_scaler()
367 data->taps.v_taps, in dce_transform_set_scaler()
372 data->taps.v_taps, in dce_transform_set_scaler()
915 if (in_taps->v_taps >= max_num_of_lines) in dce_transform_get_optimal_number_of_taps()
928 scl_data->taps.v_taps = decide_taps(scl_data->ratios.vert, in_taps->v_taps, false); in dce_transform_get_optimal_number_of_taps()
930 scl_data->taps.v_taps_c = decide_taps(scl_data->ratios.vert_c, in_taps->v_taps, true); in dce_transform_get_optimal_number_of_taps()
934 if (in_taps->v_taps == 0 in dce_transform_get_optimal_number_of_taps()
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
H A Damdgpu_dcn20_dpp.c416 if (in_taps->v_taps == 0) { in dpp2_get_optimal_number_of_taps()
418 scl_data->taps.v_taps = 8; in dpp2_get_optimal_number_of_taps()
420 scl_data->taps.v_taps = 4; in dpp2_get_optimal_number_of_taps()
422 scl_data->taps.v_taps = in_taps->v_taps; in dpp2_get_optimal_number_of_taps()
445 scl_data->taps.v_taps = 1; in dpp2_get_optimal_number_of_taps()
H A Damdgpu_dcn20_dwb_scl.c809 uint32_t v_taps_luma = num_taps.v_taps; in dwb_program_vert_scalar()
H A Damdgpu_dcn20_resource.c2159 pipes[pipe_cnt].pipe.scale_taps.vtaps = scl->taps.v_taps; in dcn20_populate_dml_pipes_from_context()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
H A Damdgpu_dcn10_dpp_dscl.c321 v_2tap_hardcode_coef_en = scl_data->taps.v_taps < 3 in dpp1_dscl_set_scl_filter()
323 && (scl_data->taps.v_taps > 1 && scl_data->taps.v_taps_c > 1); in dpp1_dscl_set_scl_filter()
342 scl_data->taps.v_taps, scl_data->ratios.vert); in dpp1_dscl_set_scl_filter()
367 dpp, scl_data->taps.v_taps, in dpp1_dscl_set_scl_filter()
486 int vtaps = scl_data->taps.v_taps; in dpp1_dscl_find_lb_memory_config()
573 SCL_V_NUM_TAPS, scl_data->taps.v_taps - 1, in dpp1_dscl_set_scaler_auto_scale()
733 SCL_V_NUM_TAPS, scl_data->taps.v_taps - 1, in dpp1_dscl_set_scaler_manual_scale()
H A Damdgpu_dcn10_dpp.c178 if (in_taps->v_taps == 0) in dpp1_get_optimal_number_of_taps()
179 scl_data->taps.v_taps = 4; in dpp1_get_optimal_number_of_taps()
181 scl_data->taps.v_taps = in_taps->v_taps; in dpp1_get_optimal_number_of_taps()
198 scl_data->taps.v_taps = 1; in dpp1_get_optimal_number_of_taps()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
H A Damdgpu_dce110_transform_v.c174 set_reg_field_value(value, data->taps.v_taps - 1, in setup_scaling_configuration()
183 if (data->taps.h_taps + data->taps.v_taps > 2) { in setup_scaling_configuration()
567 coeffs_v = get_filter_coeffs_64p(data->taps.v_taps, data->ratios.vert); in dce110_xfmv_set_scaler()
579 data->taps.v_taps, in dce110_xfmv_set_scaler()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
H A Damdgpu_dc_debug.c91 plane_state->scaling_quality.v_taps, in pre_surface_trace()
295 update->scaling_info->scaling_quality.v_taps, in update_surface_trace()
H A Damdgpu_dc_resource.c896 dc_fixpt_add_int(data->ratios.vert, data->taps.v_taps + 1), 2), 19); in calculate_inits_and_adj_vp()
909 orthogonal_rotation ? data->taps.v_taps : data->taps.h_taps, in calculate_inits_and_adj_vp()
927 orthogonal_rotation ? data->taps.h_taps : data->taps.v_taps, in calculate_inits_and_adj_vp()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/calcs/
H A Damdgpu_dce_calcs.c374 data->v_taps[maximum_number_of_surfaces - 2] = bw_int_to_fixed(1); in calculate_bandwidth()
375 data->v_taps[maximum_number_of_surfaces - 1] = bw_int_to_fixed(1); in calculate_bandwidth()
427 data->v_taps[i] = bw_int_to_fixed(1); in calculate_bandwidth()
536 if (bw_mtn(data->vsr[i], data->v_taps[i])) { in calculate_bandwidth()
572 if (bw_mtn(bw_add(data->v_taps[i], bw_int_to_fixed(1)), data->lb_partitions[i])) { in calculate_bandwidth()
795 …data->v_filter_init[i] = bw_floor2(bw_div((bw_add(bw_add(bw_add(bw_int_to_fixed(1), data->v_taps[i… in calculate_bandwidth()
815 …e[i] == bw_def_graphics) && (bw_mtn(data->lb_partitions[i], bw_add(data->v_taps[i], bw_ceil2(data-… in calculate_bandwidth()
1249 …data->scaler_limits_factor = bw_max2(bw_div(data->v_taps[i], data->v_scaler_efficiency), bw_div(da… in calculate_bandwidth()
1252 …ixed(4)), bw_int_to_fixed(1)), bw_mul(data->hsr[i], bw_max2(bw_div(data->v_taps[i], data->v_scaler… in calculate_bandwidth()
1307 …xed(1)) || (bw_leq(data->vsr[i], bw_frc_to_fixed(8, 10)) && bw_leq(data->v_taps[i], bw_int_to_fixe… in calculate_bandwidth()
[all …]
H A Dcalcs_logger.h433 DC_LOG_BANDWIDTH_CALCS(" [bw_fixed] v_taps[%d]:%d", i, bw_fixed_to_int(data->v_taps[i])); in print_bw_calcs_data()
H A Damdgpu_dcn_calcs.c395 input->scale_taps.vtaps = pipe->plane_res.scl_data.taps.v_taps; in pipe_ctx_to_e2e_pipe_params()
987 v->override_vta_ps[input_idx] = pipe->plane_res.scl_data.taps.v_taps; in dcn_validate_bandwidth()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/
H A Ddc_hw_types.h580 uint32_t v_taps; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
H A Ddce_calcs.h399 struct bw_fixed v_taps[maximum_number_of_surfaces]; member