Home
last modified time | relevance | path

Searched refs:v8s16 (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86LegalizerInfo.cpp315 const LLT v8s16 = LLT::vector(8, 16); in setLegalizerInfoSSE2() local
329 for (auto Ty : {v16s8, v8s16, v4s32, v2s64}) in setLegalizerInfoSSE2()
332 setAction({G_MUL, v8s16}, Legal); in setLegalizerInfoSSE2()
345 {v16s8, v32s8, v8s16, v16s16, v4s32, v8s32, v2s64, v4s64}) { in setLegalizerInfoSSE2()
349 for (const auto &Ty : {v16s8, v8s16, v4s32, v2s64}) { in setLegalizerInfoSSE2()
369 const LLT v8s16 = LLT::vector(8, 16); in setLegalizerInfoAVX() local
390 for (auto Ty : {v16s8, v8s16, v4s32, v2s64}) { in setLegalizerInfoAVX()
401 {v16s8, v32s8, v8s16, v16s16, v4s32, v8s32, v2s64, v4s64}) { in setLegalizerInfoAVX()
444 const LLT v8s16 = LLT::vector(8, 16); in setLegalizerInfoAVX512() local
472 for (auto Ty : {v32s8, v16s16, v8s32, v4s64, v16s8, v8s16, v4s32, v2s64}) { in setLegalizerInfoAVX512()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/
H A DAArch64LegalizerInfo.cpp53 const LLT v8s16 = LLT::vector(8, 16); in AArch64LegalizerInfo() local
62 v16s8, v8s16, v4s32, in AArch64LegalizerInfo()
110 .legalFor({s32, s64, v2s32, v4s32, v4s16, v8s16, v16s8, v8s8}) in AArch64LegalizerInfo()
137 {v8s16, v8s16}, in AArch64LegalizerInfo()
205 .legalFor({s16, s32, s64, v2s32, v4s32, v2s64, v2s16, v4s16, v8s16}); in AArch64LegalizerInfo()
289 {v8s16, p0, 128, 8}, in AArch64LegalizerInfo()
326 {v8s16, p0, 128, 8}, in AArch64LegalizerInfo()
366 {v8s16, v8s16}, in AArch64LegalizerInfo()
494 v8s16, v4s16, v2s16, v4s32, v2s32, v2s64, in AArch64LegalizerInfo()
609 return VecTy == v2s16 || VecTy == v4s16 || VecTy == v8s16 || in AArch64LegalizerInfo()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsLegalizerInfo.cpp73 const LLT v8s16 = LLT::vector(8, 16); in MipsLegalizerInfo() local
82 if (ST.hasMSA() && CheckTyN(0, Query, {v16s8, v8s16, v4s32, v2s64})) in MipsLegalizerInfo()
113 {v8s16, p0, 128, NoAlignRequirements}, in MipsLegalizerInfo()
197 if (ST.hasMSA() && CheckTyN(0, Query, {v16s8, v8s16, v4s32, v2s64})) in MipsLegalizerInfo()
280 if (ST.hasMSA() && CheckTyN(0, Query, {v16s8, v8s16, v4s32, v2s64})) in MipsLegalizerInfo()