/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/ |
H A D | amdgpu_dce80_resource.c | 800 if (pool->base.timing_generators[i] != NULL) { in dce80_resource_destruct() 801 kfree(DCE110TG_FROM_TG(pool->base.timing_generators[i])); in dce80_resource_destruct() 802 pool->base.timing_generators[i] = NULL; in dce80_resource_destruct() 1023 pool->base.timing_generators[i] = dce80_timing_generator_create( in dce80_construct() 1025 if (pool->base.timing_generators[i] == NULL) { in dce80_construct() 1220 pool->base.timing_generators[i] = dce80_timing_generator_create( in dce81_construct() 1222 if (pool->base.timing_generators[i] == NULL) { in dce81_construct() 1413 pool->base.timing_generators[i] = dce80_timing_generator_create( in dce83_construct() 1415 if (pool->base.timing_generators[i] == NULL) { in dce83_construct()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/ |
H A D | amdgpu_dce110_resource.c | 809 if (pool->base.timing_generators[i] != NULL) { in dce110_resource_destruct() 810 kfree(DCE110TG_FROM_TG(pool->base.timing_generators[i])); in dce110_resource_destruct() 811 pool->base.timing_generators[i] = NULL; in dce110_resource_destruct() 1113 pipe_ctx->stream_res.tg = pool->timing_generators[underlay_idx]; in dce110_acquire_underlay() 1245 pool->timing_generators[pool->pipe_count] = &dce110_tgv->base; in underlay_create() 1415 pool->base.timing_generators[i] = dce110_timing_generator_create( in dce110_resource_construct() 1417 if (pool->base.timing_generators[i] == NULL) { in dce110_resource_construct()
|
H A D | amdgpu_dce110_hw_sequencer.c | 1463 dc->res_pool->timing_generators[i]->funcs->disable_crtc( in power_down_controllers() 1464 dc->res_pool->timing_generators[i]); in power_down_controllers() 1503 tg = dc->res_pool->timing_generators[i]; in disable_vga_and_power_gate_all_controllers() 2398 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in init_hw()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/ |
H A D | amdgpu_dce100_resource.c | 752 if (pool->base.timing_generators[i] != NULL) { in dce100_resource_destruct() 753 kfree(DCE110TG_FROM_TG(pool->base.timing_generators[i])); in dce100_resource_destruct() 754 pool->base.timing_generators[i] = NULL; in dce100_resource_destruct() 1054 pool->base.timing_generators[i] = in dce100_resource_construct() 1059 if (pool->base.timing_generators[i] == NULL) { in dce100_resource_construct()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/ |
H A D | amdgpu_dce120_resource.c | 618 if (pool->base.timing_generators[i] != NULL) { in dce120_resource_destruct() 619 kfree(DCE110TG_FROM_TG(pool->base.timing_generators[i])); in dce120_resource_destruct() 620 pool->base.timing_generators[i] = NULL; in dce120_resource_destruct() 1146 pool->base.timing_generators[j] = in dce120_resource_construct() 1151 if (pool->base.timing_generators[j] == NULL) { in dce120_resource_construct()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce112/ |
H A D | amdgpu_dce112_resource.c | 770 if (pool->base.timing_generators[i] != NULL) { in dce112_resource_destruct() 771 kfree(DCE110TG_FROM_TG(pool->base.timing_generators[i])); in dce112_resource_destruct() 772 pool->base.timing_generators[i] = NULL; in dce112_resource_destruct() 1296 pool->base.timing_generators[i] = in dce112_resource_construct() 1301 if (pool->base.timing_generators[i] == NULL) { in dce112_resource_construct()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/ |
H A D | amdgpu_dcn10_resource.c | 969 if (pool->base.timing_generators[i] != NULL) { in dcn10_resource_destruct() 970 kfree(DCN10TG_FROM_TG(pool->base.timing_generators[i])); in dcn10_resource_destruct() 971 pool->base.timing_generators[i] = NULL; in dcn10_resource_destruct() 1532 pool->base.timing_generators[j] = dcn10_timing_generator_create( in dcn10_resource_construct() 1534 if (pool->base.timing_generators[j] == NULL) { in dcn10_resource_construct()
|
H A D | amdgpu_dcn10_hw_sequencer_debug.c | 432 struct timing_generator *tg = pool->timing_generators[i]; in dcn10_get_otg_states() 499 struct timing_generator *tg = pool->timing_generators[i]; in dcn10_clear_otpc_underflow()
|
H A D | amdgpu_dcn10_hw_sequencer.c | 346 struct timing_generator *tg = pool->timing_generators[i]; in dcn10_log_hw_state() 1146 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn10_init_pipes() 1184 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn10_init_pipes()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/ |
H A D | amdgpu_dcn21_resource.c | 929 if (pool->base.timing_generators[i] != NULL) { in dcn21_resource_destruct() 930 kfree(DCN10TG_FROM_TG(pool->base.timing_generators[i])); in dcn21_resource_destruct() 931 pool->base.timing_generators[i] = NULL; in dcn21_resource_destruct() 1838 pool->base.timing_generators[j] = dcn21_timing_generator_create( in dcn21_resource_construct() 1840 if (pool->base.timing_generators[j] == NULL) { in dcn21_resource_construct()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/ |
H A D | core_types.h | 167 struct timing_generator *timing_generators[MAX_PIPES]; member
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/ |
H A D | amdgpu_dcn20_hwseq.c | 1767 optc = dc->res_pool->timing_generators[dwb->otg_inst]; in dcn20_enable_writeback() 2320 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn20_fpga_init_hw() 2327 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn20_fpga_init_hw() 2351 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn20_fpga_init_hw() 2382 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn20_fpga_init_hw() 2398 struct timing_generator *tg = dc->res_pool->timing_generators[i]; in dcn20_fpga_init_hw()
|
H A D | amdgpu_dcn20_resource.c | 1374 if (pool->base.timing_generators[i] != NULL) { in dcn20_resource_destruct() 1375 kfree(DCN10TG_FROM_TG(pool->base.timing_generators[i])); in dcn20_resource_destruct() 1376 pool->base.timing_generators[i] = NULL; in dcn20_resource_destruct() 3728 pool->base.timing_generators[i] = dcn20_timing_generator_create( in dcn20_resource_construct() 3730 if (pool->base.timing_generators[i] == NULL) { in dcn20_resource_construct()
|
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/ |
H A D | amdgpu_dc_resource.c | 1244 split_pipe->stream_res.tg = pool->timing_generators[i]; in acquire_first_split_pipe() 1646 pipe_ctx->stream_res.tg = pool->timing_generators[i]; in acquire_first_free_pipe() 1917 pipe_ctx->stream_res.tg = pool->timing_generators[tg_inst]; in acquire_resource_from_hw_enabled_state() 2804 struct timing_generator *tg = dc->res_pool->timing_generators[0]; in dc_validate_stream()
|
H A D | amdgpu_dc.c | 1089 tg = dc->res_pool->timing_generators[tg_inst]; in dc_validate_seamless_boot_timing()
|