Home
last modified time | relevance | path

Searched refs:timing_generator_count (Results 1 – 16 of 16) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/inc/
H A Dcore_types.h196 unsigned int timing_generator_count; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
H A Damdgpu_dcn10_hw_sequencer_debug.c431 for (i = 0; i < pool->timing_generator_count; i++) { in dcn10_get_otg_states()
498 for (i = 0; i < pool->timing_generator_count; i++) { in dcn10_clear_otpc_underflow()
H A Damdgpu_dcn10_resource.c1563 pool->base.timing_generator_count = j; in dcn10_resource_construct()
H A Damdgpu_dcn10_hw_sequencer.c345 for (i = 0; i < pool->timing_generator_count; i++) { in dcn10_log_hw_state()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce80/
H A Damdgpu_dce80_resource.c944 pool->base.timing_generator_count = res_cap.num_timing_generator; in dce80_construct()
1142 pool->base.timing_generator_count = res_cap_81.num_timing_generator; in dce81_construct()
1339 pool->base.timing_generator_count = res_cap_83.num_timing_generator; in dce83_construct()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce120/
H A Damdgpu_dce120_resource.c1052 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce120_resource_construct()
1215 pool->base.timing_generator_count = j; in dce120_resource_construct()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn20/
H A Damdgpu_dcn20_hwseq.c2319 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
2326 for (i = 0; i < res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
2381 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
2397 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in dcn20_fpga_init_hw()
H A Damdgpu_dcn20_resource.c3737 pool->base.timing_generator_count = i; in dcn20_resource_construct()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce100/
H A Damdgpu_dce100_resource.c1045 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce100_resource_construct()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce110/
H A Damdgpu_dce110_resource.c1343 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce110_resource_construct()
H A Damdgpu_dce110_hw_sequencer.c1462 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in power_down_controllers()
1502 for (i = 0; i < dc->res_pool->timing_generator_count; i++) { in disable_vga_and_power_gate_all_controllers()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce112/
H A Damdgpu_dce112_resource.c1211 pool->base.timing_generator_count = pool->base.res_cap->num_timing_generator; in dce112_resource_construct()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
H A Damdgpu_dc_resource.c1723 if (new_ctx->stream_count >= dc->res_pool->timing_generator_count) { in dc_add_stream_to_ctx()
1911 if (tg_inst >= pool->timing_generator_count) in acquire_resource_from_hw_enabled_state()
H A Damdgpu_dc_link.c2559 link->dc->res_pool->timing_generator_count; in dc_link_setup_psr()
H A Damdgpu_dc.c1086 if (tg_inst >= dc->res_pool->timing_generator_count) in dc_validate_seamless_boot_timing()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
H A Damdgpu_dcn21_resource.c1866 pool->base.timing_generator_count = j; in dcn21_resource_construct()