Home
last modified time | relevance | path

Searched refs:ta0 (Results 1 – 16 of 16) sorted by relevance

/netbsd-src/common/lib/libc/arch/mips/gen/
H A Dbyte_swap_8.S75 dsrl ta0, a0, 32 # ta0 = 0x00000000ffeeddcc
77 or a1, ta0, ta1 # a1 = 0xbbaa9988ffeeddcc
79 and ta0, a1, t0 # ta0 = 0x000099880000ddcc
82 dsll a2, ta0, 16 # a2 = 0x99880000ddcc0000
85 and ta0, a2, t2 # ta0 = 0x008800aa00cc00ee
88 dsll v0, ta0, 8 # v0 = 0x8800aa00cc00ee00
100 sll ta0, a0, 24 # ta0 = 0xff000000
102 or ta0, ta0, t0 # ta0 = 0xff0000cc
108 or ta0, ta0, t0 # ta0 = 0xffee00cc
114 or v1, ta0, t0 # v1 = 0xffeeddcc
/netbsd-src/lib/libc/arch/mips/gen/
H A Dldexp.S95 srl ta0, v0, 16
96 bne ta0, zero, 1f
100 srl ta0, v0, 24
101 bne ta0, zero, 1f
105 srl ta0, v0, 28
106 bne ta0, zero, 1f
110 srl ta0, v0, 30
111 bne ta0, zero, 1f
115 srl ta0, v0, 31
116 bne ta0, zero, 1f
[all …]
/netbsd-src/sys/arch/playstation2/playstation2/
H A Dlocore_machdep.S74 nor ta0, zero, t3
75 xor ta0, ta0, t0
77 or t0, t3, ta0
79 and ta0, t0, a3 /* DMAC */
81 sw ta0, 0(a2)
135 lw ta0, 8(t7) # dst
137 addu t5, ta0, t2 # dst + sz
139 sw t3, 0(ta0)
140 addiu ta0, ta0, 4
142 bltu ta0, t5, 2b
/netbsd-src/sys/arch/mips/mips/
H A Dfp.S871 xor ta0, ta0, 1 # negate FT sign bit
883 bne t0, ta0, invalid_s # both infinities same sign?
904 or t0, t0, ta0 # compute result sign
907 and t0, t0, ta0 # compute result sign
953 bne t0, ta0, 1f # if signs differ, subtract
963 or t0, t0, ta0 # compute result sign
966 and t0, t0, ta0 # compute result sign
975 move t0, ta0 # sign of result = FTs
987 xor ta0, ta0, 1 # negate sign bit
1001 bne t0, ta0, invalid_d # both infinities same sign?
[all …]
H A Dlocore_mips1.S244 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
361 REG_L ta0, TF_BASE+TF_REG_TA0(sp)
435 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
452 _MFC0 ta0, MIPS_COP_0_EXC_PC # grab exception PC
454 REG_S ta0, TF_BASE+TF_REG_EPC(sp) # and save it
457 REG_S ta0, KERNFRAME_RA(sp) # for debugging
517 move a1, ta0 # 2nd arg is exception PC
643 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0)
747 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0) # $12
760 _MFC0 ta0, MIPS_COP_0_EXC_PC
[all …]
H A DmipsX_subr.S747 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
895 REG_L ta0, TF_BASE+TF_REG_TA0(sp)
975 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
1105 REG_S ta0, TF_BASE+TF_REG_TA0(sp)
1124 _MFC0 ta0, MIPS_COP_0_EXC_PC # grab exception PC
1126 REG_S ta0, TF_BASE+TF_REG_EPC(sp) # and save it
1129 REG_S ta0, KERNFRAME_RA(sp) # for debugging
1185 move a1, ta0 # 2nd arg is exception PC
1388 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0)
1499 REG_S ta0, CALLFRAME_SIZ+TF_REG_TA0(k0) # $8
[all …]
H A Dcache_r4k_subr.S98 move ta0, ra # save return address
110 move ra, ta0 # restore return address
H A Dbds_emul.S203 move ta0, t0 # result
213 xor ta1, ta0 /* result have same signedness as source? */
565 move ta0, v0
H A Dlock_stubs_llsc.S263 sltu v0, ta2, ta0 # v0 = cpl < mtx_ipl
H A Dlocore.S796 REG_L ta0, (4*SZREG)(a1)
806 REG_S ta0, (4*SZREG)(a0)
/netbsd-src/crypto/external/bsd/openssl/dist/crypto/bn/asm/
H A Dmips.pl104 ($ta0,$ta1,$ta2,$ta3)=($a4,$a5,$a6,$a7);
167 and $ta0,$a2,$minus4
168 beqz $ta0,.L_bn_mul_add_words_tail
176 $LD $ta0,2*$BNSZ($a1)
199 $MULTU ($ta0,$a3)
209 mflo ($at,$ta0,$a3)
210 mfhi ($ta0,$ta0,$a3)
212 $ADDU $v0,$ta0
219 and $ta0,$a2,$minus4
229 bgtz $ta0,.L_bn_mul_add_words_loop
[all …]
/netbsd-src/crypto/external/bsd/openssl.old/dist/crypto/bn/asm/
H A Dmips.pl102 ($ta0,$ta1,$ta2,$ta3)=($a4,$a5,$a6,$a7);
165 and $ta0,$a2,$minus4
166 beqz $ta0,.L_bn_mul_add_words_tail
174 $LD $ta0,2*$BNSZ($a1)
197 $MULTU ($ta0,$a3)
207 mflo ($at,$ta0,$a3)
208 mfhi ($ta0,$ta0,$a3)
210 $ADDU $v0,$ta0
217 and $ta0,$a2,$minus4
227 bgtz $ta0,.L_bn_mul_add_words_loop
[all …]
/netbsd-src/sys/arch/mips/include/
H A Dregdef.h96 #define ta0 $8 macro
101 #define ta0 $12 macro
/netbsd-src/sys/dev/arcbios/
H A Darcbios_calls.S83 INT_L ta0, CALLFRAME2_SIZ+16(sp) # load 5th arg
87 INT_S ta0, 16(sp) # save 5th arg on stack (o32)
/netbsd-src/external/lgpl3/gmp/dist/mpn/x86_64/bt1/
H A Dmul_basecase.asm440 L(ta0): add w0, -16(rp,n,8)
469 js L(ta0)
/netbsd-src/external/lgpl3/gmp/dist/mpn/powerpc64/mode64/
H A Dsqr_basecase.asm470 L(ta0): mulld r0, r9, r6
501 bdnz L(ta0)