Home
last modified time | relevance | path

Searched refs:smum_send_msg_to_smc_with_parameter (Results 1 – 24 of 24) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
H A Damdgpu_smu7_clockpowergating.c74 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_powerup_uvd()
77 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_powerup_uvd()
188 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
198 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
211 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
222 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
235 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
248 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
262 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
282 if (smum_send_msg_to_smc_with_parameter( in smu7_update_clock_gatings()
[all …]
H A Damdgpu_smu10_hwmgr.c91 smum_send_msg_to_smc_with_parameter(hwmgr, msg, clk_freq); in smu10_display_clock_voltage_request()
222 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_set_min_deep_sleep_dcefclk()
236 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_set_hard_min_dcefclk_by_freq()
250 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_set_hard_min_fclk_by_freq()
263 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_set_active_display_count()
286 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_init_power_gate_state()
596 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_dpm_force_dpm_level()
599 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_dpm_force_dpm_level()
602 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_dpm_force_dpm_level()
605 smum_send_msg_to_smc_with_parameter(hwmgr, in smu10_dpm_force_dpm_level()
[all …]
H A Damdgpu_smu8_hwmgr.c714 smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_update_sclk_limit()
737 smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_update_sclk_limit()
748 smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_update_sclk_limit()
768 smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_set_deep_sleep_sclk_threshold()
781 smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_set_watermark_threshold()
796 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_nbdpm_pstate_enable_disable()
802 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_nbdpm_pstate_enable_disable()
821 ret = smum_send_msg_to_smc_with_parameter( in smu8_disable_nb_dpm()
842 ret = smum_send_msg_to_smc_with_parameter( in smu8_enable_nb_dpm()
961 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu8_start_dpm()
[all …]
H A Damdgpu_vega12_hwmgr.c491 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega12_get_number_of_dpm_level()
513 PP_ASSERT_WITH_CODE(smum_send_msg_to_smc_with_parameter(hwmgr, in vega12_get_dpm_frequency_by_index()
757 smum_send_msg_to_smc_with_parameter(hwmgr, in vega12_init_smc_table()
802smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_SetAllowedFeaturesMaskHigh, allowed_features_… in vega12_set_allowed_featuresmask()
807smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_SetAllowedFeaturesMaskLow, allowed_features_l… in vega12_set_allowed_featuresmask()
888 return smum_send_msg_to_smc_with_parameter(hwmgr, in vega12_set_overdrive_target_percentage()
912 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetMaxDpmFreq, (clkid << 16)) == 0, in vega12_get_all_clock_ranges_helper()
919 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetMinDpmFreq, (clkid << 16)) == 0, in vega12_get_all_clock_ranges_helper()
926 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetDcModeMaxDpmFreq, (clkid << 16)) == 0, in vega12_get_all_clock_ranges_helper()
953 smum_send_msg_to_smc_with_parameter(hwmgr, in vega12_enable_dpm_tasks()
[all …]
H A Damdgpu_vega20_hwmgr.c534 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_get_number_of_dpm_level()
554 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_get_dpm_frequency_by_index()
820 smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_init_smc_table()
876 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_override_pcie_parameters()
907 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_set_allowed_featuresmask()
913 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_set_allowed_featuresmask()
973 return smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_notify_smc_display_change()
985 return smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_send_clock_ratio()
1206 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_od8_get_gfx_clock_base_voltage()
1567 PP_ASSERT_WITH_CODE((ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_get_max_sustainable_clock()
[all …]
H A Damdgpu_vega20_powertune.c43 return smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_set_power_limit()
58 return smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_set_overdrive_target_percentage()
H A Damdgpu_vega20_baco.c98 if(smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_baco_set_state()
102 if(smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_baco_set_state()
H A Damdgpu_vega10_hwmgr.c1003 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_NumOfDisplays, 0); in vega10_setup_asic_task()
2618 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_init_smc_table()
2625 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_init_smc_table()
2913 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_start_dpm()
2956 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_enable_dpm_tasks()
3536 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_upload_dpm_bootup_level()
3551 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_upload_dpm_bootup_level()
3555 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_upload_dpm_bootup_level()
3570 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_upload_dpm_bootup_level()
3590 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_upload_dpm_max_level()
[all …]
H A Damdgpu_vega12_baco.c104 if (smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_EnterBaco, 0)) in vega12_baco_set_state()
H A Damdgpu_vega12_thermal.c265 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega12_thermal_setup_fan_table()
H A Damdgpu_smu7_hwmgr.c2619 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_force_dpm_highest()
2632 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_force_dpm_highest()
2646 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_force_dpm_highest()
2665 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_upload_dpm_level_enable_mask()
2672 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_upload_dpm_level_enable_mask()
2705 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_force_dpm_lowest()
2715 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_force_dpm_lowest()
2725 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_force_dpm_lowest()
3506 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetCurrPkgPwr, 0); in smu7_get_gpu_power()
3956 smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_notify_smc_display()
[all …]
H A Damdgpu_vega20_thermal.c335 ret = smum_send_msg_to_smc_with_parameter(hwmgr, in vega20_thermal_setup_fan_table()
H A Damdgpu_vega10_powertune.c933 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_ConfigureGfxDidt, didt_block_info); in vega10_didt_set_mask()
1334 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_set_power_limit()
1400 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_set_overdrive_target_percentage()
H A Damdgpu_smu7_thermal.c178 result = smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_fan_ctrl_start_smc_fan_control()
H A Damdgpu_smu7_powertune.c895 result = smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_Didt_Block_Function, didt_block); in smu7_enable_didt()
1102 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_set_power_limit()
1110 return smum_send_msg_to_smc_with_parameter(hwmgr, in smu7_set_overdriver_target_tdp()
H A Damdgpu_vega10_thermal.c526 smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_thermal_setup_fan_table()
H A Damdgpu_smu_helper.c564 smum_send_msg_to_smc_with_parameter(hwmgr, in phm_apply_dal_min_voltage_request()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
H A Dsmumgr.h94 extern int smum_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr,
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/powerplay/smumgr/
H A Damdgpu_smumgr.c151 int smum_send_msg_to_smc_with_parameter(struct pp_hwmgr *hwmgr, in smum_send_msg_to_smc_with_parameter() function
H A Damdgpu_fiji_smumgr.c1919 smum_send_msg_to_smc_with_parameter(hwmgr, in fiji_setup_dpm_led_config()
2225 res = smum_send_msg_to_smc_with_parameter(hwmgr, in fiji_thermal_setup_fan_table()
2232 res = smum_send_msg_to_smc_with_parameter(hwmgr, in fiji_thermal_setup_fan_table()
2396 smum_send_msg_to_smc_with_parameter(hwmgr, in fiji_update_uvd_smc_table()
2428 smum_send_msg_to_smc_with_parameter(hwmgr, in fiji_update_vce_smc_table()
H A Damdgpu_vega10_smumgr.c125 return smum_send_msg_to_smc_with_parameter(hwmgr, in vega10_enable_smc_features()
H A Damdgpu_polaris10_smumgr.c2056 smum_send_msg_to_smc_with_parameter(hwmgr, in polaris10_thermal_avfs_enable()
2163 res = smum_send_msg_to_smc_with_parameter(hwmgr, in polaris10_thermal_setup_fan_table()
2170 res = smum_send_msg_to_smc_with_parameter(hwmgr, in polaris10_thermal_setup_fan_table()
2208 smum_send_msg_to_smc_with_parameter(hwmgr, in polaris10_update_uvd_smc_table()
2240 smum_send_msg_to_smc_with_parameter(hwmgr, in polaris10_update_vce_smc_table()
H A Damdgpu_vegam_smumgr.c362 smum_send_msg_to_smc_with_parameter(hwmgr, in vegam_update_uvd_smc_table()
394 smum_send_msg_to_smc_with_parameter(hwmgr, in vegam_update_vce_smc_table()
1912 smum_send_msg_to_smc_with_parameter(hwmgr, in vegam_enable_reconfig_cus()
H A Damdgpu_tonga_smumgr.c2708 smum_send_msg_to_smc_with_parameter(hwmgr, in tonga_update_uvd_smc_table()
2739 smum_send_msg_to_smc_with_parameter(hwmgr, in tonga_update_vce_smc_table()