Home
last modified time | relevance | path

Searched refs:sched_base (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/dev/pci/
H A Dif_iwnvar.h249 uint32_t sched_base; member
H A Dif_iwmvar.h390 uint32_t sched_base; member
H A Dif_iwn.c5266 iwn_mem_write_2(sc, sc->sched_base + IWN4965_SCHED_TRANS_TBL(qid), in iwn4965_ampdu_tx_start()
5277 iwn_mem_write(sc, sc->sched_base + IWN4965_SCHED_QUEUE_OFFSET(qid), in iwn4965_ampdu_tx_stop()
5280 iwn_mem_write(sc, sc->sched_base + IWN4965_SCHED_QUEUE_OFFSET(qid) + 4, in iwn4965_ampdu_tx_stop()
5325 iwn_mem_write_2(sc, sc->sched_base + IWN5000_SCHED_TRANS_TBL(qid), in iwn5000_ampdu_tx_start()
5339 iwn_mem_write(sc, sc->sched_base + IWN5000_SCHED_QUEUE_OFFSET(qid) + 4, in iwn5000_ampdu_tx_stop()
5505 sc->sched_base = iwn_prph_read(sc, IWN_SCHED_SRAM_ADDR); in iwn4965_post_alive()
5506 iwn_mem_set_region_4(sc, sc->sched_base + IWN4965_SCHED_CTX_OFF, 0, in iwn4965_post_alive()
5522 iwn_mem_write(sc, sc->sched_base +
5525 iwn_mem_write(sc, sc->sched_base +
5561 sc->sched_base in iwn5000_post_alive()
[all...]
H A Dif_iwm.c2000 sc->sched_base + IWM_SCD_CONTEXT_QUEUE_OFFSET(qid), 0); in iwm_enable_txq()
2004 sc->sched_base + IWM_SCD_CONTEXT_QUEUE_OFFSET(qid) + in iwm_enable_txq()
2064 if (sc->sched_base != base) { in iwm_post_alive()
2066 DEVNAME(sc), sc->sched_base, base)); in iwm_post_alive()
2067 sc->sched_base = base; in iwm_post_alive()
2076 sc->sched_base + IWM_SCD_CONTEXT_MEM_LOWER_BOUND, NULL, nwords); in iwm_post_alive()
7317 sc->sched_base = le32toh(resp1->scd_base_ptr); in iwm_notif_intr()
7329 sc->sched_base = le32toh(resp2->scd_base_ptr); in iwm_notif_intr()
7343 sc->sched_base = le32toh(resp3->scd_base_ptr); in iwm_notif_intr()