Home
last modified time | relevance | path

Searched refs:sc_imr (Results 1 – 8 of 8) sorted by relevance

/netbsd-src/sys/arch/vax/uba/
H A Dqvaux.c362 sc->sc_imr = INT_RXA | INT_RXB; in qvauxattach()
363 qvaux_write2(sc, sc->sc_qr.qr_imr, sc->sc_imr); in qvauxattach()
387 if (isr & (INT_TXA | INT_TXB) & sc->sc_imr) in qvauxint()
470 || ((sc->sc_imr & INT_TXA) == 0)) { in qvauxxint()
472 || ((sc->sc_imr & INT_TXB) == 0)) in qvauxxint()
493 sc->sc_imr &= ~((line) ? (INT_TXB) : (INT_TXA)); in qvauxxint()
494 qvaux_write2(sc, sc->sc_qr.qr_imr, sc->sc_imr); in qvauxxint()
712 sc->sc_imr |= ((line) ? (INT_TXB) : (INT_TXA)); in qvauxstart()
713 qvaux_write2(sc, sc->sc_qr.qr_imr, sc->sc_imr); in qvauxstart()
H A Dqvavar.h107 int sc_imr; /* interrupts that are enabled */ member
/netbsd-src/sys/arch/hppa/dev/
H A Delroyvar.h35 uint32_t sc_imr; member
H A Dapic.c210 sc->sc_imr |= (1 << irq); in apic_intr_establish()
/netbsd-src/sys/dev/pci/
H A Dif_sip.c269 uint32_t sc_imr; /* prototype IMR register */ member
1912 if ((isr & sc->sc_imr) == 0) in sipcom_intr()
1982 if (sc->sc_imr & (ISR_PAUSE_END | ISR_PAUSE_ST)) { in sipcom_intr()
2782 sc->sc_imr = sc->sc_bits.b_isr_dperr | in sipcom_init()
2788 bus_space_write_4(st, sh, SIP_IMR, sc->sc_imr); in sipcom_init()
3640 sc->sc_imr |= (ISR_PAUSE_END | ISR_PAUSE_ST); in sipcom_sis900_mii_statchg()
3643 sc->sc_imr &= ~(ISR_PAUSE_END | ISR_PAUSE_ST); in sipcom_sis900_mii_statchg()
3651 bus_space_write_4(sc->sc_st, sc->sc_sh, SIP_IMR, sc->sc_imr); in sipcom_sis900_mii_statchg()
/netbsd-src/sys/dev/ic/
H A Ddp83932.c582 isr = CSR_READ(sc, SONIC_ISR) & sc->sc_imr; in sonic_intr()
1015 sc->sc_imr = IMR_RFO | IMR_RBA | IMR_RBE | IMR_RDE | in sonic_init()
1017 CSR_WRITE(sc, SONIC_IMR, sc->sc_imr); in sonic_init()
H A Ddp83932var.h200 uint16_t sc_imr; /* prototype IMR */ member
/netbsd-src/sys/arch/arm/xilinx/
H A Dzynq_uart.c1093 if (ISSET(sc->sc_imr, IER_ERXRDY | IER_ETXRDY | IER_ERLS | IER_EMSC)) in zynquart_to_tiocm()