Home
last modified time | relevance | path

Searched refs:order_base_2 (Results 1 – 25 of 51) sorted by relevance

123

/netbsd-src/sys/external/bsd/common/include/linux/
H A Dlog2.h70 order_base_2(unsigned long n) in order_base_2() function
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdkfd/
H A Dkfd_mqd_manager_cik.c210 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1; in __update_mqd()
246 m->sdma_rlc_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
333 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1; in update_mqd_hiq()
H A Dkfd_mqd_manager_vi.c185 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1; in __update_mqd()
217 order_base_2(q->eop_ring_buffer_size / 4) - 1); in __update_mqd()
355 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
H A Dkfd_mqd_manager_v9.c215 m->cp_hqd_pq_control |= order_base_2(q->queue_size / 4) - 1; in update_mqd()
244 order_base_2(q->eop_ring_buffer_size / 4) - 1); in update_mqd()
375 m->sdmax_rlcx_rb_cntl = order_base_2(q->queue_size / 4) in update_mqd_sdma()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/
H A Dnouveau_nvkm_engine_fifo_gpfifonv50.c74 ilength = order_base_2(args->v0.ilength / 8); in nv50_fifo_gpfifo_new()
H A Dnouveau_nvkm_engine_fifo_gpfifog84.c74 ilength = order_base_2(args->v0.ilength / 8); in g84_fifo_gpfifo_new()
H A Dnouveau_nvkm_engine_fifo_gpfifogf100.c269 ilength = order_base_2(args->v0.ilength / 8); in gf100_fifo_gpfifo_new()
H A Dnouveau_nvkm_engine_fifo_gpfifogv100.c184 ilength = order_base_2(ilength / 8); in gv100_fifo_gpfifo_new_()
H A Dnouveau_nvkm_engine_fifo_gpfifogk104.c304 ilength = order_base_2(ilength / 8); in gk104_fifo_gpfifo_new_()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/core/
H A Dnouveau_nvkm_core_ramht.c158 ramht->bits = order_base_2(ramht->size); in nvkm_ramht_new()
/netbsd-src/sys/external/bsd/drm2/dist/drm/
H A Ddrm_bufs.c257 map->size, order_base_2(map->size), map->handle); in drm_addmap_core()
792 order = order_base_2(request->size); in drm_legacy_addbufs_agp()
963 order = order_base_2(request->size); in drm_legacy_addbufs_pci()
1167 order = order_base_2(request->size); in drm_legacy_addbufs_sg()
1459 order = order_base_2(request->size); in drm_legacy_markbufs()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_ih.c53 rb_bufsz = order_base_2(ring_size / 4); in amdgpu_ih_ring_init()
H A Damdgpu_si_ih.c80 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4); in si_ih_irq_init()
H A Damdgpu_cik_ih.c132 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4); in cik_ih_irq_init()
H A Damdgpu_iceland_ih.c134 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4); in iceland_ih_irq_init()
H A Damdgpu_cz_ih.c134 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4); in cz_ih_irq_init()
H A Damdgpu_tonga_ih.c130 rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4); in tonga_ih_irq_init()
H A Damdgpu_navi10_ih.c83 int rb_bufsz = order_base_2(ih->ring_size / 4); in navi10_ih_rb_cntl()
H A Damdgpu_gfx_v6_0.c2114 rb_bufsz = order_base_2(ring->ring_size / 8); in gfx_v6_0_cp_gfx_resume()
2115 tmp = (order_base_2(AMDGPU_GPU_PAGE_SIZE/8) << 8) | rb_bufsz; in gfx_v6_0_cp_gfx_resume()
2203 rb_bufsz = order_base_2(ring->ring_size / 8); in gfx_v6_0_cp_compute_resume()
2204 tmp = (order_base_2(AMDGPU_GPU_PAGE_SIZE/8) << 8) | rb_bufsz; in gfx_v6_0_cp_compute_resume()
2223 rb_bufsz = order_base_2(ring->ring_size / 8); in gfx_v6_0_cp_compute_resume()
2224 tmp = (order_base_2(AMDGPU_GPU_PAGE_SIZE/8) << 8) | rb_bufsz; in gfx_v6_0_cp_compute_resume()
H A Damdgpu_gfx_v10_0.c1583 (order_base_2(num_sc) << PA_SC_TILE_STEERING_OVERRIDE__NUM_SC__SHIFT) & in gfx_v10_0_init_pa_sc_tile_steering_override()
1586 (order_base_2(num_rb_per_sc) << PA_SC_TILE_STEERING_OVERRIDE__NUM_RB_PER_SC__SHIFT) & in gfx_v10_0_init_pa_sc_tile_steering_override()
1589 (order_base_2(num_packer_per_sc) << PA_SC_TILE_STEERING_OVERRIDE__NUM_PACKER_PER_SC__SHIFT) & in gfx_v10_0_init_pa_sc_tile_steering_override()
2790 rb_bufsz = order_base_2(ring->ring_size / 8); in gfx_v10_0_cp_gfx_resume()
2831 rb_bufsz = order_base_2(ring->ring_size / 8); in gfx_v10_0_cp_gfx_resume()
3034 rb_bufsz = order_base_2(ring->ring_size / 4) - 1; in gfx_v10_0_gfx_mqd_init()
3244 (order_base_2(GFX10_MEC_HPD_SIZE / 4) - 1)); in gfx_v10_0_compute_mqd_init()
3291 (order_base_2(ring->ring_size / 4) - 1)); in gfx_v10_0_compute_mqd_init()
3293 ((order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1) << 8)); in gfx_v10_0_compute_mqd_init()
/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_uvd_v1_0.c382 rb_bufsz = order_base_2(ring->ring_size); in uvd_v1_0_start()
H A Dradeon_ni_dma.c215 rb_bufsz = order_base_2(ring->ring_size / 4); in cayman_dma_resume()
H A Dradeon_r600_dma.c136 rb_bufsz = order_base_2(ring->ring_size / 4); in r600_dma_resume()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/mmu/
H A Dnouveau_nvkm_subdev_mmu_base.c96 ptp->shift = order_base_2(size); in nvkm_mmu_ptp_get()
/netbsd-src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/subdev/instmem/
H A Dnouveau_nvkm_subdev_instmem_nv50.c413 u8 page = max(order_base_2(align), 12); in nv50_instobj_new()

123