Home
last modified time | relevance | path

Searched refs:mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_jpeg_v1_0.c63 reg = SOC15_REG_OFFSET(JPEG, 0, mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW); in jpeg_v1_0_decode_ring_set_patch_ring()
260 PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW), 0, 0, PACKETJ_TYPE0)); in jpeg_v1_0_decode_ring_emit_fence()
321 PACKETJ(SOC15_REG_OFFSET(JPEG, 0, mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW), 0, 0, PACKETJ_TYPE0)); in jpeg_v1_0_decode_ring_emit_ib()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h276 #define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW macro
H A Dvcn_2_5_offset.h275 #define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW macro
H A Dvcn_2_0_0_offset.h260 #define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW macro