Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC5_RB_BASE_HI_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_2_offset.h801 #define mmSDMA0_RLC5_RB_BASE_HI_BASE_IDX … macro
H A Dsdma0_4_2_2_offset.h805 #define mmSDMA0_RLC5_RB_BASE_HI_BASE_IDX … macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h789 #define mmSDMA0_RLC5_RB_BASE_HI_BASE_IDX … macro