Home
last modified time | relevance | path

Searched refs:mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX (Results 1 – 3 of 3) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_offset.h7828 #define mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_1_0_offset.h6208 #define mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h8859 #define mmODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX … macro