Home
last modified time | relevance | path

Searched refs:mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_offset.h663 #define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX … macro
H A Ddcn_1_0_offset.h1033 #define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX … macro
H A Ddcn_2_0_0_offset.h701 #define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX … macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h1355 #define mmDMCU_PERFMON_INTERRUPT_STATUS5_BASE_IDX … macro