Searched refs:mmCGTS_CU1_SP0_CTRL_REG (Results 1 – 9 of 9) sorted by relevance
| /netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| H A D | amdgpu_mxgpu_vi.c | 180 mmCGTS_CU1_SP0_CTRL_REG, 0xffffffff, 0x00010000,
|
| H A D | amdgpu_gfx_v8_0.c | 274 mmCGTS_CU1_SP0_CTRL_REG, 0xffffffff, 0x00010000,
548 mmCGTS_CU1_SP0_CTRL_REG, 0xffffffff, 0x00010000,
644 mmCGTS_CU1_SP0_CTRL_REG, 0xffffffff, 0x00010000,
|
| /netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_7_0_d.h | 1492 #define mmCGTS_CU1_SP0_CTRL_REG 0xf00d macro
|
| H A D | gfx_7_2_d.h | 1513 #define mmCGTS_CU1_SP0_CTRL_REG 0xf00d macro
|
| H A D | gfx_8_0_d.h | 1706 #define mmCGTS_CU1_SP0_CTRL_REG 0xf00d macro
|
| H A D | gfx_8_1_d.h | 1674 #define mmCGTS_CU1_SP0_CTRL_REG 0xf00d macro
|
| /netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 6320 #define mmCGTS_CU1_SP0_CTRL_REG … macro
|
| H A D | gc_9_1_offset.h | 6542 #define mmCGTS_CU1_SP0_CTRL_REG … macro
|
| H A D | gc_9_2_1_offset.h | 6554 #define mmCGTS_CU1_SP0_CTRL_REG … macro
|