| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBuilder.h | 514 inline unsigned getUndefRegState(bool B) { in getUndefRegState() function
532 getUndefRegState(RegOp.isUndef()) | in getRegState()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | MachineInstrBundle.cpp | 223 MIB.addReg(Reg, getKillRegState(isKill) | getUndefRegState(isUndef) | in finalizeBundle()
|
| H A D | SplitKit.cpp | 528 .addReg(ToReg, RegState::Define | getUndefRegState(FirstCopy) in buildSingleSubRegCopy()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.cpp | 636 unsigned Flags1 = getUndefRegState(Cond[1].isUndef()); in insertBranch()
640 unsigned Flags2 = getUndefRegState(Cond[2].isUndef()); in insertBranch()
651 unsigned Flags = getUndefRegState(RO.isUndef()); in insertBranch()
675 unsigned Flags = getUndefRegState(RO.isUndef()); in insertBranch()
881 unsigned UndefLo = getUndefRegState(!LiveAtMI.contains(SrcLo)); in copyPhysReg()
882 unsigned UndefHi = getUndefRegState(!LiveAtMI.contains(SrcHi)); in copyPhysReg()
1057 unsigned UndefLo = getUndefRegState(!LiveIn.contains(SrcLo)); in expandPostRAPseudo()
1058 unsigned UndefHi = getUndefRegState(!LiveIn.contains(SrcHi)); in expandPostRAPseudo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | SIOptimizeExecMaskingPreRA.cpp | 193 .addReg(CCReg, getUndefRegState(CC->isUndef()), CC->getSubReg()); in optimizeVcndVcmpPair()
|
| H A D | AMDGPUInstructionSelector.cpp | 526 MIB.addReg(Src.getReg(), getUndefRegState(Src.isUndef())); in selectG_MERGE_VALUES()
|
| H A D | SIInstrInfo.cpp | 5150 unsigned VRsrcUndef = getUndefRegState(Rsrc.isUndef()); in emitLoadSRsrcFromVGPRLoop()
|
| H A D | SIISelLowering.cpp | 3525 .addReg(Idx.getReg(), getUndefRegState(Idx.isUndef())); in emitLoadM0FromVGPRLoop()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMLoadStoreOptimizer.cpp | 1741 .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef)); in InsertLDR_STR()
1749 .addReg(Reg, getKillRegState(RegDeadKill) | getUndefRegState(RegUndef)) in InsertLDR_STR()
1750 .addReg(BaseReg, getKillRegState(BaseKill)|getUndefRegState(BaseUndef)); in InsertLDR_STR()
1820 getKillRegState(EvenDeadKill) | getUndefRegState(EvenUndef)) in FixInvalidRegPairOp()
1822 getKillRegState(OddDeadKill) | getUndefRegState(OddUndef)) in FixInvalidRegPairOp()
|
| H A D | ARMExpandPseudoInsts.cpp | 688 MIB.addReg(D0, getUndefRegState(SrcIsUndef)); in ExpandVST()
690 MIB.addReg(D1, getUndefRegState(SrcIsUndef)); in ExpandVST()
692 MIB.addReg(D2, getUndefRegState(SrcIsUndef)); in ExpandVST()
694 MIB.addReg(D3, getUndefRegState(SrcIsUndef)); in ExpandVST()
772 unsigned SrcFlags = (getUndefRegState(MO.isUndef()) | in ExpandLaneOp()
|
| H A D | ARMBaseInstrInfo.cpp | 5098 .addReg(DReg, getUndefRegState(!MI.readsRegister(DReg, TRI))) in setExecutionDomain()
5134 .addReg(DDst, getUndefRegState(!MI.readsRegister(DDst, TRI))) in setExecutionDomain()
5168 NewMIB.addReg(CurReg, getUndefRegState(CurUndef)); in setExecutionDomain()
5172 NewMIB.addReg(CurReg, getUndefRegState(CurUndef)) in setExecutionDomain()
5186 MIB.addReg(CurReg, getUndefRegState(CurUndef)); in setExecutionDomain()
5190 MIB.addReg(CurReg, getUndefRegState(CurUndef)) in setExecutionDomain()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 80 unsigned Reg128Undef = getUndefRegState(LowRegOp.isUndef()); in splitMove()
263 .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc)); in emitGRX32Move()
268 .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc)) in emitGRX32Move()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegStackify.cpp | 646 .addReg(DefReg, getUndefRegState(DefMO.isDead())); in moveAndTeeForMultiUse()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AVR/ |
| H A D | AVRExpandPseudoInsts.cpp | 1066 .addReg(DstReg, getUndefRegState(DstIsUndef)) in expand()
1070 .addReg(DstReg, getUndefRegState(DstIsUndef)) in expand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86FrameLowering.cpp | 301 .addReg(Reg, getDefRegState(!isSub) | getUndefRegState(isSub)) in emitSPUpdate()
|
| H A D | X86InstrInfo.cpp | 4663 getUndefRegState(MIB->getOperand(1).isUndef())); in expandSHXDROT()
6346 getUndefRegState(ImpOp.isUndef())); in unfoldMemoryOperand()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 3745 .addReg(DestReg0, RegState::Define | getUndefRegState(IsUndef), SubIdx0) in loadRegPairFromStackSlot()
3746 .addReg(DestReg1, RegState::Define | getUndefRegState(IsUndef), SubIdx1) in loadRegPairFromStackSlot()
|