Searched refs:getReturnAddressReg (Results 1 – 5 of 5) sorted by relevance
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.h | 260 MCRegister getReturnAddressReg(const MachineFunction &MF) const;
|
H A D | AMDGPUCallLowering.cpp | 387 Register LiveInReturn = MF.addLiveIn(TRI->getReturnAddressReg(MF), in lowerReturn() 594 Register ReturnAddrReg = TRI->getReturnAddressReg(MF); in lowerFormalArguments() 1304 MIB.addDef(TRI->getReturnAddressReg(MF)); in lowerCall()
|
H A D | SIRegisterInfo.cpp | 2320 MCRegister SIRegisterInfo::getReturnAddressReg(const MachineFunction &MF) const { in getReturnAddressReg() function in SIRegisterInfo
|
H A D | SIISelLowering.cpp | 2551 DAG, &AMDGPU::SReg_64RegClass, TRI->getReturnAddressReg(MF), MVT::i64); in LowerReturn() 3177 DAG, &AMDGPU::SReg_64RegClass, TRI->getReturnAddressReg(MF), MVT::i64); in LowerCall() 3179 PhysReturnAddrReg = DAG.getRegister(TRI->getReturnAddressReg(MF), in LowerCall() 4180 unsigned ReturnAddrReg = TII->getRegisterInfo().getReturnAddressReg(*MF); in EmitInstrWithCustomInserter() 5082 …Register Reg = MF.addLiveIn(TRI->getReturnAddressReg(MF), getRegClassFor(VT, Op.getNode()->isDiver… in LowerRETURNADDR()
|
H A D | AMDGPUInstructionSelector.cpp | 1211 Register ReturnAddrReg = TRI.getReturnAddressReg(MF); in selectReturnAddress()
|