Home
last modified time | relevance | path

Searched refs:dmub_srv (Results 1 – 20 of 20) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dmub/inc/
H A Ddmub_srv.h78 struct dmub_srv;
236 void (*init)(struct dmub_srv *dmub);
238 void (*reset)(struct dmub_srv *dmub);
240 void (*reset_release)(struct dmub_srv *dmub);
242 void (*backdoor_load)(struct dmub_srv *dmub,
246 void (*setup_windows)(struct dmub_srv *dmub,
253 void (*setup_mailbox)(struct dmub_srv *dmub,
256 uint32_t (*get_inbox1_rptr)(struct dmub_srv *dmub);
258 void (*set_inbox1_wptr)(struct dmub_srv *dmub, uint32_t wptr_offset);
260 bool (*is_supported)(struct dmub_srv *dmub);
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/
H A Damdgpu_dc_helper.c56 gather = ctx->dmub_srv->reg_helper_offload.gather_in_progress; in submit_dmub_read_modify_write()
57 ctx->dmub_srv->reg_helper_offload.gather_in_progress = false; in submit_dmub_read_modify_write()
59 dc_dmub_srv_cmd_queue(ctx->dmub_srv, &cmd_buf->header); in submit_dmub_read_modify_write()
61 ctx->dmub_srv->reg_helper_offload.gather_in_progress = gather; in submit_dmub_read_modify_write()
79 gather = ctx->dmub_srv->reg_helper_offload.gather_in_progress; in submit_dmub_burst_write()
80 ctx->dmub_srv->reg_helper_offload.gather_in_progress = false; in submit_dmub_burst_write()
82 dc_dmub_srv_cmd_queue(ctx->dmub_srv, &cmd_buf->header); in submit_dmub_burst_write()
84 ctx->dmub_srv->reg_helper_offload.gather_in_progress = gather; in submit_dmub_burst_write()
98 gather = ctx->dmub_srv->reg_helper_offload.gather_in_progress; in submit_dmub_reg_wait()
99 ctx->dmub_srv->reg_helper_offload.gather_in_progress = false; in submit_dmub_reg_wait()
[all …]
H A Damdgpu_dc_dmub_srv.c36 struct dmub_srv *dmub) in dc_dmub_srv_construct()
42 struct dc_dmub_srv *dc_dmub_srv_create(struct dc *dc, struct dmub_srv *dmub) in dc_dmub_srv_create()
57 void dc_dmub_srv_destroy(struct dc_dmub_srv **dmub_srv) in dc_dmub_srv_destroy() argument
59 if (*dmub_srv) { in dc_dmub_srv_destroy()
60 kfree(*dmub_srv); in dc_dmub_srv_destroy()
61 *dmub_srv = NULL; in dc_dmub_srv_destroy()
68 struct dmub_srv *dmub = dc_dmub_srv->dmub; in dc_dmub_srv_cmd_queue()
94 struct dmub_srv *dmub = dc_dmub_srv->dmub; in dc_dmub_srv_cmd_execute()
105 struct dmub_srv *dmub = dc_dmub_srv->dmub; in dc_dmub_srv_wait_idle()
116 struct dmub_srv *dmub = dc_dmub_srv->dmub; in dc_dmub_srv_wait_phy_init()
H A Ddc_dmub_srv.h34 struct dmub_srv;
46 struct dmub_srv *dmub;
H A Ddm_services.h45 struct dmub_srv;
147 struct dc_dmub_srv *dc_dmub_srv_create(struct dc *dc, struct dmub_srv *dmub);
148 void dc_dmub_srv_destroy(struct dc_dmub_srv **dmub_srv);
H A Ddc_types.h119 struct dc_dmub_srv *dmub_srv; member
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dmub/src/
H A Ddmub_dcn20.h33 struct dmub_srv;
160 void dmub_dcn20_init(struct dmub_srv *dmub);
162 void dmub_dcn20_reset(struct dmub_srv *dmub);
164 void dmub_dcn20_reset_release(struct dmub_srv *dmub);
166 void dmub_dcn20_backdoor_load(struct dmub_srv *dmub,
170 void dmub_dcn20_setup_windows(struct dmub_srv *dmub,
177 void dmub_dcn20_setup_mailbox(struct dmub_srv *dmub,
180 uint32_t dmub_dcn20_get_inbox1_rptr(struct dmub_srv *dmub);
182 void dmub_dcn20_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset);
184 bool dmub_dcn20_is_hw_init(struct dmub_srv *dmub);
[all …]
H A Damdgpu_dmub_dcn20.c62 static void dmub_dcn20_get_fb_base_offset(struct dmub_srv *dmub, in dmub_dcn20_get_fb_base_offset()
83 void dmub_dcn20_reset(struct dmub_srv *dmub) in dmub_dcn20_reset()
92 void dmub_dcn20_reset_release(struct dmub_srv *dmub) in dmub_dcn20_reset_release()
100 void dmub_dcn20_backdoor_load(struct dmub_srv *dmub, in dmub_dcn20_backdoor_load()
135 void dmub_dcn20_setup_windows(struct dmub_srv *dmub, in dmub_dcn20_setup_windows()
193 void dmub_dcn20_setup_mailbox(struct dmub_srv *dmub, in dmub_dcn20_setup_mailbox()
202 uint32_t dmub_dcn20_get_inbox1_rptr(struct dmub_srv *dmub) in dmub_dcn20_get_inbox1_rptr()
207 void dmub_dcn20_set_inbox1_wptr(struct dmub_srv *dmub, uint32_t wptr_offset) in dmub_dcn20_set_inbox1_wptr()
212 bool dmub_dcn20_is_hw_init(struct dmub_srv *dmub) in dmub_dcn20_is_hw_init()
217 bool dmub_dcn20_is_supported(struct dmub_srv *dmub) in dmub_dcn20_is_supported()
H A Damdgpu_dmub_srv.c116 static bool dmub_srv_hw_setup(struct dmub_srv *dmub, enum dmub_asic asic) in dmub_srv_hw_setup()
150 enum dmub_status dmub_srv_create(struct dmub_srv *dmub, in dmub_srv_create()
199 void dmub_srv_destroy(struct dmub_srv *dmub) in dmub_srv_destroy()
205 dmub_srv_calc_region_info(struct dmub_srv *dmub, in dmub_srv_calc_region_info()
266 enum dmub_status dmub_srv_calc_fb_info(struct dmub_srv *dmub, in dmub_srv_calc_fb_info()
299 enum dmub_status dmub_srv_has_hw_support(struct dmub_srv *dmub, in dmub_srv_has_hw_support()
313 enum dmub_status dmub_srv_is_hw_init(struct dmub_srv *dmub, bool *is_hw_init) in dmub_srv_is_hw_init()
329 enum dmub_status dmub_srv_hw_init(struct dmub_srv *dmub, in dmub_srv_hw_init()
426 enum dmub_status dmub_srv_hw_reset(struct dmub_srv *dmub) in dmub_srv_hw_reset()
442 enum dmub_status dmub_srv_cmd_queue(struct dmub_srv *dmub, in dmub_srv_cmd_queue()
[all …]
H A Ddmub_reg.h33 struct dmub_srv;
117 void dmub_reg_set(struct dmub_srv *srv, uint32_t addr, uint32_t reg_val, int n,
120 void dmub_reg_update(struct dmub_srv *srv, uint32_t addr, int n, uint8_t shift1,
123 void dmub_reg_get(struct dmub_srv *srv, uint32_t addr, uint8_t shift,
H A Ddmub_dcn21.h39 bool dmub_dcn21_is_auto_load_done(struct dmub_srv *dmub);
41 bool dmub_dcn21_is_phy_init(struct dmub_srv *dmub);
H A Damdgpu_dmub_reg.c77 void dmub_reg_update(struct dmub_srv *srv, uint32_t addr, int n, uint8_t shift1, in dmub_reg_update()
94 void dmub_reg_set(struct dmub_srv *srv, uint32_t addr, uint32_t reg_val, int n, in dmub_reg_set()
109 void dmub_reg_get(struct dmub_srv *srv, uint32_t addr, uint8_t shift, in dmub_reg_get()
H A Damdgpu_dmub_dcn21.c61 bool dmub_dcn21_is_auto_load_done(struct dmub_srv *dmub) in dmub_dcn21_is_auto_load_done()
66 bool dmub_dcn21_is_phy_init(struct dmub_srv *dmub) in dmub_dcn21_is_phy_init()
H A DMakefile23 DMUB = dmub_srv.o dmub_reg.o dmub_dcn20.o dmub_dcn21.o
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
H A Ddmub_psr.c67 dc_dmub_srv_cmd_queue(dc->dmub_srv, &cmd.psr_enable.header); in dmub_set_psr_enable()
68 dc_dmub_srv_cmd_execute(dc->dmub_srv); in dmub_set_psr_enable()
69 dc_dmub_srv_wait_idle(dc->dmub_srv); in dmub_set_psr_enable()
91 dc_dmub_srv_cmd_queue(dc->dmub_srv, &cmd.psr_set_level.header); in dmub_set_psr_level()
92 dc_dmub_srv_cmd_execute(dc->dmub_srv); in dmub_set_psr_level()
93 dc_dmub_srv_wait_idle(dc->dmub_srv); in dmub_set_psr_level()
178 dc_dmub_srv_cmd_queue(dc->dmub_srv, &cmd.psr_copy_settings.header); in dmub_setup_psr()
179 dc_dmub_srv_cmd_execute(dc->dmub_srv); in dmub_setup_psr()
180 dc_dmub_srv_wait_idle(dc->dmub_srv); in dmub_setup_psr()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/
H A Damdgpu_command_table2.c184 if (bp->base.ctx->dc->ctx->dmub_srv && in encoder_control_digx_v1_5()
186 encoder_control_dmcub(bp->base.ctx->dmub_srv, &params); in encoder_control_digx_v1_5()
200 if (bp->base.ctx->dc->ctx->dmub_srv && in encoder_control_fallback()
289 if (bp->base.ctx->dc->ctx->dmub_srv && in transmitter_control_v1_6()
291 transmitter_control_dmcub(bp->base.ctx->dmub_srv, &ps.param); in transmitter_control_v1_6()
305 if (bp->base.ctx->dc->ctx->dmub_srv && in transmitter_control_fallback()
432 if (bp->base.ctx->dc->ctx->dmub_srv && in set_pixel_clock_v7()
434 set_pixel_clock_dmcub(bp->base.ctx->dmub_srv, &clk); in set_pixel_clock_v7()
448 if (bp->base.ctx->dc->ctx->dmub_srv && in set_pixel_clock_fallback()
743 if (bp->base.ctx->dc->ctx->dmub_srv && in enable_disp_power_gating_v2_1()
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.h63 struct dmub_srv;
135 struct dmub_srv *dmub_srv; member
H A Damdgpu_dm.c766 struct dmub_srv *dmub_srv = adev->dm.dmub_srv; in dm_dmub_hw_init() local
777 if (!dmub_srv) in dm_dmub_hw_init()
792 status = dmub_srv_has_hw_support(dmub_srv, &has_hw_support); in dm_dmub_hw_init()
847 status = dmub_srv_hw_init(dmub_srv, &hw_params); in dm_dmub_hw_init()
854 status = dmub_srv_wait_for_auto_load(dmub_srv, 100000); in dm_dmub_hw_init()
864 adev->dm.dc->ctx->dmub_srv = dc_dmub_srv_create(adev->dm.dc, dmub_srv); in dm_dmub_hw_init()
865 if (!adev->dm.dc->ctx->dmub_srv) { in dm_dmub_hw_init()
1038 if (adev->dm.dc->ctx->dmub_srv) { in amdgpu_dm_fini()
1039 dc_dmub_srv_destroy(&adev->dm.dc->ctx->dmub_srv); in amdgpu_dm_fini()
1040 adev->dm.dc->ctx->dmub_srv = NULL; in amdgpu_dm_fini()
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn21/
H A Damdgpu_dcn21_hubp.c773 struct dc_dmub_srv *dmcub = hubp->ctx->dmub_srv; in dmcub_PLAT_54186_wa()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/display/dc/core/
H A Damdgpu_dc.c2476 if (dc->ctx->dmub_srv) in dc_set_power_state()
2477 dc_dmub_srv_wait_phy_init(dc->ctx->dmub_srv); in dc_set_power_state()