Home
last modified time | relevance | path

Searched refs:d1vga_control (Results 1 – 9 of 9) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_bios.c334 u32 d1vga_control; local
341 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
351 (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
366 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
378 uint32_t d1vga_control; local
388 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
399 (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE |
436 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control);
447 uint32_t d1vga_control; local
461 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL);
[all …]
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_cik.c901 u32 d1vga_control = 0; in cik_read_disabled_bios() local
909 d1vga_control = RREG32(mmD1VGA_CONTROL); in cik_read_disabled_bios()
920 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | in cik_read_disabled_bios()
935 WREG32(mmD1VGA_CONTROL, d1vga_control); in cik_read_disabled_bios()
H A Damdgpu_vi.c385 u32 d1vga_control = 0; in vi_read_disabled_bios() local
393 d1vga_control = RREG32(mmD1VGA_CONTROL); in vi_read_disabled_bios()
404 (d1vga_control & ~(D1VGA_CONTROL__D1VGA_MODE_ENABLE_MASK | in vi_read_disabled_bios()
419 WREG32(mmD1VGA_CONTROL, d1vga_control); in vi_read_disabled_bios()
H A Damdgpu_si.c1132 u32 d1vga_control = 0; in si_read_disabled_bios() local
1140 d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); in si_read_disabled_bios()
1151 (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | in si_read_disabled_bios()
1166 WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); in si_read_disabled_bios()
H A Damdgpu_gmc_v9_0.c1035 u32 d1vga_control; in gmc_v9_0_get_vbios_fb_size() local
1045 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v9_0_get_vbios_fb_size()
1046 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v9_0_get_vbios_fb_size()
H A Damdgpu_gmc_v10_0.c743 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v10_0_get_vbios_fb_size() local
746 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v10_0_get_vbios_fb_size()
H A Damdgpu_gmc_v6_0.c824 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v6_0_get_vbios_fb_size() local
827 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v6_0_get_vbios_fb_size()
H A Damdgpu_gmc_v7_0.c982 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v7_0_get_vbios_fb_size() local
985 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v7_0_get_vbios_fb_size()
H A Damdgpu_gmc_v8_0.c1094 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v8_0_get_vbios_fb_size() local
1097 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v8_0_get_vbios_fb_size()