Home
last modified time | relevance | path

Searched refs:cpu_ip3_enable (Results 1 – 2 of 2) sorted by relevance

/netbsd-src/sys/arch/mips/cavium/
H A Docteon_intr.c281 cpu->cpu_ip3_enable[0] |= __BIT(CIU_INT_MBOX_31_16); in octeon_intr_init()
291 cpu->cpu_ip3_enable[bank], in octeon_intr_init()
298 mips3_sd(cpu->cpu_ip3_en[bank], cpu->cpu_ip3_enable[bank]); in octeon_intr_init()
383 cpu->cpu_ip3_enable[bank] |= irq_mask; in octeon_intr_establish()
384 mips3_sd(cpu->cpu_ip3_en[bank], cpu->cpu_ip3_enable[bank]); in octeon_intr_establish()
390 cpu->cpu_ip3_enable[bank] |= irq_mask; in octeon_intr_establish()
391 mips3_sd(cpu->cpu_ip3_en[bank], cpu->cpu_ip3_enable[bank]); in octeon_intr_establish()
448 cpu->cpu_ip3_enable[bank] &= ~irq_mask; in octeon_intr_disestablish()
449 mips3_sd(cpu->cpu_ip3_en[bank], cpu->cpu_ip3_enable[bank]); in octeon_intr_disestablish()
497 & cpu->cpu_ip3_enable[0]; in octeon_iointr()
[all …]
H A Docteonvar.h98 uint64_t cpu_ip3_enable[NBANKS]; member