| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetSchedule.cpp | 256 TargetSchedModel::computeInstrLatency(const MCSchedClassDesc &SCDesc) const { in computeInstrLatency() function in TargetSchedModel
257 return capLatency(MCSchedModel::computeInstrLatency(*STI, SCDesc)); in computeInstrLatency()
260 unsigned TargetSchedModel::computeInstrLatency(unsigned Opcode) const { in computeInstrLatency() function in TargetSchedModel
263 return capLatency(SchedModel.computeInstrLatency(*STI, SCIdx)); in computeInstrLatency()
266 unsigned TargetSchedModel::computeInstrLatency(const MCInst &Inst) const { in computeInstrLatency() function in TargetSchedModel
268 return capLatency(SchedModel.computeInstrLatency(*STI, *TII, Inst)); in computeInstrLatency()
269 return computeInstrLatency(Inst.getOpcode()); in computeInstrLatency()
273 TargetSchedModel::computeInstrLatency(const MachineInstr *MI, in computeInstrLatency() function in TargetSchedModel
284 return computeInstrLatency(*SCDesc); in computeInstrLatency()
307 return computeInstrLatency(DefMI); in computeOutputLatency()
|
| H A D | MachineCombiner.cpp | 256 LatencyOp = TSchedModel.computeInstrLatency(NewRoot); in getLatency()
303 NewRootLatency += TSchedModel.computeInstrLatency(InsInstrs[i]); in getLatenciesForInstrSequences()
308 RootLatency += TSchedModel.computeInstrLatency(I); in getLatenciesForInstrSequences()
|
| H A D | EarlyIfConversion.cpp | 1137 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in shouldConvertIf()
1151 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in shouldConvertIf()
1157 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in shouldConvertIf()
|
| H A D | IfConversion.cpp | 1125 unsigned NumCycles = SchedModel.computeInstrLatency(&MI, false); in ScanInstructions()
2197 unsigned NumCycles = SchedModel.computeInstrLatency(&I, false); in CopyAndPredicateBlock()
|
| H A D | ScheduleDAGInstrs.cpp | 585 SU->Latency = SchedModel.computeInstrLatency(SU->getInstr()); in initSUnits()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MC/ |
| H A D | MCSchedule.cpp | 40 int MCSchedModel::computeInstrLatency(const MCSubtargetInfo &STI, in computeInstrLatency() function in MCSchedModel
56 int MCSchedModel::computeInstrLatency(const MCSubtargetInfo &STI, in computeInstrLatency() function in MCSchedModel
62 return MCSchedModel::computeInstrLatency(STI, SCDesc); in computeInstrLatency()
67 int MCSchedModel::computeInstrLatency(const MCSubtargetInfo &STI, in computeInstrLatency() function in MCSchedModel
82 return MCSchedModel::computeInstrLatency(STI, *SCDesc); in computeInstrLatency()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetSchedule.h | 47 unsigned computeInstrLatency(const MCSchedClassDesc &SCDesc) const;
189 unsigned computeInstrLatency(const MachineInstr *MI,
191 unsigned computeInstrLatency(const MCInst &Inst) const;
192 unsigned computeInstrLatency(unsigned Opcode) const;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/MC/ |
| H A D | MCSchedule.h | 355 static int computeInstrLatency(const MCSubtargetInfo &STI,
358 int computeInstrLatency(const MCSubtargetInfo &STI, unsigned SClass) const;
359 int computeInstrLatency(const MCSubtargetInfo &STI, const MCInstrInfo &MCII,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | GCNHazardRecognizer.cpp | 1268 std::max(HazardDefLatency, TSchedModel.computeInstrLatency(&MI)); in checkMAIHazards908()
1345 std::max(HazardDefLatency, TSchedModel.computeInstrLatency(&MI)); in checkMAIHazards908()
1468 switch (TSchedModel.computeInstrLatency(MI1)) { in checkMAIHazards90A()
1498 switch (TSchedModel.computeInstrLatency(MI1)) { in checkMAIHazards90A()
1660 unsigned HazardDefLatency = TSchedModel.computeInstrLatency(MFMA); in checkMAIVALUHazards()
1734 switch (TSchedModel.computeInstrLatency(MFMA)) { in checkMAIVALUHazards()
1782 unsigned HazardDefLatency = TSchedModel.computeInstrLatency(MFMA); in checkMAIVALUHazards()
1819 return W < (int)TSchedModel.computeInstrLatency(MAI); in ShouldPreferAnother()
|
| H A D | AMDGPUSubtarget.cpp | 953 unsigned Lat = TSchedModel->computeInstrLatency(&MAI) - 1; in apply()
|
| H A D | SIInstrInfo.cpp | 7827 Lat = std::max(Lat, SchedModel.computeInstrLatency(&*I)); in getInstrLatency()
7832 return SchedModel.computeInstrLatency(&MI); in getInstrLatency()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86PadShortFunction.cpp | 212 CyclesToEnd += TSM.computeInstrLatency(&MI); in cyclesUntilReturn()
|
| H A D | X86CmovConversion.cpp | 465 unsigned Latency = TSchedModel.computeInstrLatency(&MI); in checkForProfitableCmovCandidates()
|
| H A D | X86FixupLEAs.cpp | 304 InstrDistance += TSM.computeInstrLatency(&*CurInst); in searchBackwards()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/tools/llvm-mca/Views/ |
| H A D | InstructionInfoView.cpp | 112 IIVDEntry.Latency = MCSchedModel::computeInstrLatency(STI, SCDesc); in collectData()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64SIMDInstrOpt.cpp | 254 ReplCost += SchedModel.computeInstrLatency(IDesc->getOpcode()); in shouldReplaceInst()
256 if (SchedModel.computeInstrLatency(InstDesc->getOpcode()) > ReplCost) in shouldReplaceInst()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/MCA/ |
| H A D | InstrBuilder.cpp | 216 int Latency = MCSchedModel::computeInstrLatency(STI, SCDesc); in computeMaxLatency()
|