Home
last modified time | relevance | path

Searched refs:WREG32_AND (Results 1 – 7 of 7) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dradeon_r600_hdmi.c379 WREG32_AND(HDMI0_GENERIC_PACKET_CONTROL + offset, in r600_set_audio_packet()
406 WREG32_AND(HDMI0_GC + offset, ~HDMI0_GC_AVMUTE); in r600_set_mute()
461 WREG32_AND(HDMI0_INFOFRAME_CONTROL0 + offset, in r600_hdmi_update_audio_settings()
495 WREG32_AND(AVIVO_TMDSA_CNTL, ~AVIVO_TMDSA_CNTL_HDMI_EN); in r600_hdmi_enable()
503 WREG32_AND(AVIVO_LVTMA_CNTL, ~AVIVO_LVTMA_CNTL_HDMI_EN); in r600_hdmi_enable()
511 WREG32_AND(DDIA_CNTL, ~DDIA_HDMI_EN); in r600_hdmi_enable()
H A Dradeon_evergreen_hdmi.c402 WREG32_AND(HDMI_GC + offset, ~HDMI_GC_AVMUTE); in dce4_set_mute()
430 WREG32_AND(AFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, in evergreen_hdmi_enable()
434 WREG32_AND(AFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, in evergreen_hdmi_enable()
489 WREG32_AND(AFMT_AUDIO_PACKET_CONTROL + dig->afmt->offset, in evergreen_dp_enable()
H A Dradeon_dce3_1_afmt.c236 WREG32_AND(HDMI0_GC + offset, ~HDMI0_GC_AVMUTE); in dce3_2_set_mute()
H A Dradeon_evergreen.c1753 WREG32_AND(DC_HPDx_INT_CONTROL(hpd), ~DC_HPDx_INT_POLARITY); in evergreen_hpd_set_polarity()
4492 WREG32_AND(DC_HPDx_INT_CONTROL(i), DC_HPDx_INT_POLARITY); in evergreen_disable_interrupt_state()
H A Dradeon.h2628 #define WREG32_AND(reg, and) WREG32_P(reg, 0, and) macro
H A Dradeon_si.c5980 WREG32_AND(DC_HPDx_INT_CONTROL(i), in si_disable_interrupt_state()
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu.h1083 #define WREG32_AND(reg, and) WREG32_P(reg, 0, and) macro