Home
last modified time | relevance | path

Searched refs:VecElems (Results 1 – 2 of 2) sorted by relevance

/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InterleavedAccess.cpp293 unsigned VecElems, unsigned Stride, in reorderSubVector() argument
296 if (VecElems == 16) { in reorderSubVector()
305 for (unsigned i = 0; i < (VecElems / 16) * Stride; i += 2) { in reorderSubVector()
313 if (VecElems == 32) { in reorderSubVector()
527 unsigned VecElems, IRBuilder<> &Builder) { in concatSubVector() argument
528 if (VecElems == 16) { in concatSubVector()
534 for (unsigned j = 0; j < VecElems / 32; j++) in concatSubVector()
539 if (VecElems == 32) in concatSubVector()
548 unsigned VecElems) { in deinterleave8bitStride3() argument
573 concatSubVector(Vec, InVec, VecElems, Builder); in deinterleave8bitStride3()
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp1280 unsigned VecElems = VecVT.getVectorMinNumElements(); in SplitVecRes_INSERT_SUBVECTOR() local
1296 IdxVal >= LoElems && IdxVal + SubElems <= VecElems) { in SplitVecRes_INSERT_SUBVECTOR()