Searched refs:Vec32 (Results 1 – 3 of 3) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 2650 LLT Vec32 = LLT::vector(2 * SrcTy.getNumElements(), 32); in applyMappingImpl() local
2652 auto CastSrc = B.buildBitcast(Vec32, SrcReg); in applyMappingImpl()
2767 LLT Vec32 = LLT::vector(2 * VecTy.getNumElements(), 32); in applyMappingImpl() local
2770 auto CastSrc = B.buildBitcast(Vec32, SrcReg); in applyMappingImpl()
2783 auto InsLo = B.buildInsertVectorElement(Vec32, CastSrc, InsRegs[0], IdxLo); in applyMappingImpl()
2784 auto InsHi = B.buildInsertVectorElement(Vec32, InsLo, InsRegs[1], IdxHi); in applyMappingImpl()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 360 SDValue expandPredicate(SDValue Vec32, const SDLoc &dl,
|
| H A D | HexagonISelLowering.cpp | 2666 HexagonTargetLowering::expandPredicate(SDValue Vec32, const SDLoc &dl, in expandPredicate() argument
2668 assert(ty(Vec32).getSizeInBits() == 32); in expandPredicate()
2669 if (isUndef(Vec32)) in expandPredicate()
2671 return getInstr(Hexagon::S2_vsxtbh, dl, MVT::i64, {Vec32}, DAG); in expandPredicate()
|