Home
last modified time | relevance | path

Searched refs:VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h12181 #define VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT 0x00000005 macro
H A Dgfx_7_2_sh_mask.h18030 #define VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT 0x5 macro
H A Dgfx_8_1_sh_mask.h20890 #define VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT 0x5 macro
H A Dgfx_8_0_sh_mask.h20288 #define VGT_DEBUG_REG34__process_tri_middle_p0_q__SHIFT 0x5 macro