Home
last modified time | relevance | path

Searched refs:VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h11703 #define VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT 0x00000008 macro
H A Dgfx_7_2_sh_mask.h17654 #define VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT 0x8 macro
H A Dgfx_8_1_sh_mask.h20566 #define VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT 0x8 macro
H A Dgfx_8_0_sh_mask.h19964 #define VGT_DEBUG_REG27__indices_to_send_p0_q__SHIFT 0x8 macro