Home
last modified time | relevance | path

Searched refs:TargetSchedModel (Results 1 – 25 of 34) sorted by relevance

12

/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DTargetSchedule.cpp39 bool TargetSchedModel::hasInstrSchedModel() const { in hasInstrSchedModel()
43 bool TargetSchedModel::hasInstrItineraries() const { in hasInstrItineraries()
63 void TargetSchedModel::init(const TargetSubtargetInfo *TSInfo) { in init()
85 bool TargetSchedModel::mustBeginGroup(const MachineInstr *MI, in mustBeginGroup()
96 bool TargetSchedModel::mustEndGroup(const MachineInstr *MI, in mustEndGroup()
107 unsigned TargetSchedModel::getNumMicroOps(const MachineInstr *MI, in getNumMicroOps()
132 const MCSchedClassDesc *TargetSchedModel::
184 unsigned TargetSchedModel::computeOperandLatency( in computeOperandLatency()
256 TargetSchedModel::computeInstrLatency(const MCSchedClassDesc &SCDesc) const { in computeInstrLatency()
260 unsigned TargetSchedModel::computeInstrLatency(unsigned Opcode) const { in computeInstrLatency()
[all …]
H A DMachineTraceMetrics.cpp126 for (TargetSchedModel::ProcResIter in getResources()
894 const TargetSchedModel &SchedModel, in updatePhysDepsUpwards()
955 const TargetSchedModel &SchedModel, in pushDepHeight()
1241 for (TargetSchedModel::ProcResIter in getResourceLength()
H A DMachineScheduler.cpp2020 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) { in init()
2029 for (TargetSchedModel::ProcResIter in init()
2040 init(ScheduleDAGMI *dag, const TargetSchedModel *smodel, SchedRemainder *rem) { in init()
2443 for (TargetSchedModel::ProcResIter in bumpNode()
2456 for (TargetSchedModel::ProcResIter in bumpNode()
2624 const TargetSchedModel *SchedModel) { in initResourceDelta()
2629 for (TargetSchedModel::ProcResIter in initResourceDelta()
H A DMachineCombiner.cpp78 TargetSchedModel TSchedModel;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonMachineScheduler.h41 const TargetSchedModel *SchedModel;
51 VLIWResourceModel(const TargetSubtargetInfo &STI, const TargetSchedModel *SM) in VLIWResourceModel()
135 const TargetSchedModel *SchedModel = nullptr;
165 void init(VLIWMachineScheduler *dag, const TargetSchedModel *smodel) { in init()
218 const TargetSchedModel *SchedModel = nullptr;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.h48 const TargetSchedModel *SchedModel;
111 const TargetSchedModel *SM) in SystemZHazardRecognizer()
H A DSystemZHazardRecognizer.cpp175 for (TargetSchedModel::ProcResIter in dumpSU()
296 for (TargetSchedModel::ProcResIter in EmitInstruction()
400 for (TargetSchedModel::ProcResIter in resourcesCost()
H A DSystemZMachineScheduler.h38 TargetSchedModel SchedModel;
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DTargetSchedule.h31 class TargetSchedModel {
50 TargetSchedModel() : SchedModel(MCSchedModel::GetDefaultSchedModel()) {} in TargetSchedModel() function
H A DTargetSubtargetInfo.h50 class TargetSchedModel; variable
142 const TargetSchedModel *SchedModel) const { in resolveSchedClass()
H A DMachineScheduler.h602 void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel);
618 const TargetSchedModel *SchedModel = nullptr;
699 void init(ScheduleDAGMI *dag, const TargetSchedModel *smodel,
903 const TargetSchedModel *SchedModel);
908 const TargetSchedModel *SchedModel = nullptr;
H A DScheduleDAGInstrs.h125 TargetSchedModel SchedModel;
262 const TargetSchedModel *getSchedModel() const { return &SchedModel; } in getSchedModel()
H A DMachineTraceMetrics.h93 TargetSchedModel SchedModel;
H A DTargetInstrInfo.h61 class TargetSchedModel; variable
1625 virtual bool hasHighOperandLatency(const TargetSchedModel &SchedModel, in hasHighOperandLatency()
1635 virtual bool hasLowDefLatency(const TargetSchedModel &SchedModel,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DGCNHazardRecognizer.h50 TargetSchedModel TSchedModel;
H A DAMDGPUSubtarget.cpp935 const TargetSchedModel *TSchedModel = DAGInstrs->getSchedModel(); in apply()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp34 TargetSchedModel SchedModel;
H A DAArch64Schedule.td10 // const MachineInstr *MI and const TargetSchedModel *SchedModel
H A DAArch64SIMDInstrOpt.cpp71 TargetSchedModel SchedModel;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86PadShortFunction.cpp94 TargetSchedModel TSM;
H A DX86InstrInfo.h487 bool hasHighOperandLatency(const TargetSchedModel &SchedModel,
H A DX86CmovConversion.cpp118 TargetSchedModel TSchedModel;
H A DX86FixupLEAs.cpp124 TargetSchedModel TSM;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.h459 bool hasHighOperandLatency(const TargetSchedModel &SchedModel,
464 bool hasLowDefLatency(const TargetSchedModel &SchedModel,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.h326 bool hasLowDefLatency(const TargetSchedModel &SchedModel, in hasLowDefLatency()

12