Home
last modified time | relevance | path

Searched refs:TargetRegisterInfo (Results 1 – 25 of 400) sorted by relevance

12345678910>>...16

/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/
H A DTargetRegisterInfo.cpp52 TargetRegisterInfo::TargetRegisterInfo(const TargetRegisterInfoDesc *ID, in TargetRegisterInfo() function in TargetRegisterInfo
66 TargetRegisterInfo::~TargetRegisterInfo() = default;
68 bool TargetRegisterInfo::shouldRegionSplitForVirtReg( in shouldRegionSplitForVirtReg()
79 void TargetRegisterInfo::markSuperRegs(BitVector &RegisterSet, in markSuperRegs()
85 bool TargetRegisterInfo::checkAllSuperRegsMarked(const BitVector &RegisterSet, in checkAllSuperRegsMarked()
110 Printable printReg(Register Reg, const TargetRegisterInfo *TRI, in printReg()
141 Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI) { in printRegUnit()
164 Printable printVRegOrUnit(unsigned Unit, const TargetRegisterInfo *TRI) { in printVRegOrUnit()
175 const TargetRegisterInfo *TRI) { in printRegClassOrBank()
194 TargetRegisterInfo::getAllocatableClass(const TargetRegisterClass *RC) const { in getAllocatableClass()
[all …]
H A DInterferenceCache.h30 class TargetRegisterInfo; variable
117 void revalidate(LiveIntervalUnion *LIUArray, const TargetRegisterInfo *TRI);
120 bool valid(LiveIntervalUnion *LIUArray, const TargetRegisterInfo *TRI);
124 const TargetRegisterInfo *TRI, const MachineFunction *MF);
139 const TargetRegisterInfo *TRI = nullptr;
169 const TargetRegisterInfo *tri);
H A DRegisterCoalescer.h23 class TargetRegisterInfo; variable
29 const TargetRegisterInfo &TRI;
60 CoalescerPair(const TargetRegisterInfo &tri) : TRI(tri) {} in CoalescerPair()
65 const TargetRegisterInfo &tri) in CoalescerPair()
H A DTargetFrameLoweringImpl.cpp48 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getFrameIndexReference()
67 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in getCalleeSaves()
81 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in determineCalleeSaves()
162 const TargetRegisterInfo *RI = MF.getSubtarget().getRegisterInfo(); in getDwarfFrameBase()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/
H A DAArch64RegisterBankInfo.h23 class TargetRegisterInfo; variable
123 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
127 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
131 const TargetRegisterInfo &TRI, unsigned Depth = 0) const;
134 AArch64RegisterBankInfo(const TargetRegisterInfo &TRI);
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/
H A DRegisterBank.h23 class TargetRegisterInfo; variable
65 bool verify(const TargetRegisterInfo &TRI) const;
81 void dump(const TargetRegisterInfo *TRI = nullptr) const;
89 const TargetRegisterInfo *TRI = nullptr) const;
/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
H A DMachineInstr.h55 class TargetRegisterInfo; variable
1356 const TargetRegisterInfo *TRI = nullptr) const {
1377 const TargetRegisterInfo *TRI = nullptr) const {
1386 const TargetRegisterInfo *TRI = nullptr) const {
1394 const TargetRegisterInfo *TRI = nullptr) const {
1402 const TargetRegisterInfo *TRI = nullptr) const {
1414 const TargetRegisterInfo *TRI = nullptr) const;
1419 const TargetRegisterInfo *TRI = nullptr) {
1426 const TargetRegisterInfo *TRI = nullptr) const {
1439 const TargetRegisterInfo *TRI = nullptr) const;
[all …]
H A DLiveRegUnits.h31 const TargetRegisterInfo *TRI = nullptr;
39 LiveRegUnits(const TargetRegisterInfo &TRI) { in LiveRegUnits()
50 const TargetRegisterInfo *TRI) { in accumulateUsedDefed()
73 void init(const TargetRegisterInfo &TRI) { in init()
H A DTargetRegisterInfo.h231 class TargetRegisterInfo : public MCRegisterInfo {
251 TargetRegisterInfo(const TargetRegisterInfoDesc *ID,
259 virtual ~TargetRegisterInfo();
661 const TargetRegisterInfo *TRI = nullptr);
1123 const TargetRegisterInfo *TRI,
1223 BitMaskClassIterator(const uint32_t *Mask, const TargetRegisterInfo &TRI) in BitMaskClassIterator()
1260 Printable printReg(Register Reg, const TargetRegisterInfo *TRI = nullptr,
1272 Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI);
1276 Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI);
1281 const TargetRegisterInfo *TRI);
H A DTargetInstrInfo.h60 class TargetRegisterInfo; variable
116 const TargetRegisterInfo *TRI,
387 const TargetRegisterInfo &TRI) const;
1028 const TargetRegisterInfo *TRI) const { in storeRegToStackSlot()
1040 const TargetRegisterInfo *TRI) const { in loadRegFromStackSlot()
1322 const TargetRegisterInfo *TRI) const;
1334 const TargetRegisterInfo *TRI) const { in getMemOperandsWithOffsetWidth()
1353 const TargetRegisterInfo *TRI) const { in getAddrModeFromMemoryOp()
1364 const TargetRegisterInfo *TRI) const { in preservesZeroValueInReg()
1419 unsigned OpIdx, const TargetRegisterInfo *TRI) const;
[all …]
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
H A DAArch64FrameLowering.h56 const TargetRegisterInfo *TRI) const override;
62 const TargetRegisterInfo *TRI) const override;
73 const TargetRegisterInfo *TRI,
148 createDefCFAExpressionFromSP(const TargetRegisterInfo &TRI,
150 MCCFIInstruction createCfaOffset(const TargetRegisterInfo &MRI, unsigned DwarfReg,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
H A DMipsInstrInfo.h39 class TargetRegisterInfo; variable
120 const TargetRegisterInfo *TRI) const override { in storeRegToStackSlot()
128 const TargetRegisterInfo *TRI) const override { in loadRegFromStackSlot()
136 const TargetRegisterInfo *TRI,
143 const TargetRegisterInfo *TRI,
H A DMipsFrameLowering.cpp95 const TargetRegisterInfo *TRI = STI.getRegisterInfo(); in hasFP()
104 const TargetRegisterInfo *TRI = STI.getRegisterInfo(); in hasBP()
116 const TargetRegisterInfo &TRI = *STI.getRegisterInfo(); in estimateStackSize()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
H A DHexagonBlockRanges.h29 class TargetRegisterInfo; variable
150 const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI);
153 PrintRangeMap(const RegToRangeMap &M, const TargetRegisterInfo &I) in PrintRangeMap()
160 const TargetRegisterInfo &TRI;
165 const MachineRegisterInfo &MRI, const TargetRegisterInfo &TRI);
173 const TargetRegisterInfo &TRI;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/
H A DX86InstrInfo.h240 const TargetRegisterInfo &TRI) const override;
322 const TargetRegisterInfo *TRI) const override;
329 const TargetRegisterInfo *TRI) const override;
335 const TargetRegisterInfo *TRI) const override;
360 const TargetRegisterInfo *TRI) const override;
365 const TargetRegisterInfo *TRI) const override;
472 const TargetRegisterInfo *TRI) const override;
474 const TargetRegisterInfo *TRI) const override;
476 const TargetRegisterInfo *TRI) const override;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/AsmPrinter/
H A DDwarfExpression.h32 class TargetRegisterInfo; variable
221 virtual bool isFrameRegister(const TargetRegisterInfo &TRI,
249 bool addMachineReg(const TargetRegisterInfo &TRI, llvm::Register MachineReg,
328 bool addMachineRegExpression(const TargetRegisterInfo &TRI,
395 bool isFrameRegister(const TargetRegisterInfo &TRI,
425 bool isFrameRegister(const TargetRegisterInfo &TRI,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.h59 const TargetRegisterInfo *RegisterInfo) const override;
66 const TargetRegisterInfo *RegisterInfo) const override;
74 const TargetRegisterInfo *TRI) const override;
79 const TargetRegisterInfo *TRI) const;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARC/
H A DARCFrameLowering.h46 const TargetRegisterInfo *TRI) const override;
52 const TargetRegisterInfo *TRI) const override;
64 llvm::MachineFunction &, const llvm::TargetRegisterInfo *,
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.h36 const TargetRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
47 const TargetRegisterInfo *TRI) const override;
52 const TargetRegisterInfo *TRI) const override;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.h34 const TargetRegisterInfo &getRegisterInfo() const { return RI; } in getRegisterInfo()
73 const TargetRegisterInfo *TRI) const override;
79 const TargetRegisterInfo *TRI) const override;
H A DXCoreMachineFunctionInfo.cpp39 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createLRSpillSlot()
57 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createFPSpillSlot()
70 const TargetRegisterInfo &TRI = *MF.getSubtarget().getRegisterInfo(); in createEHSpillSlot()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
H A DSystemZFrameLowering.h31 const TargetRegisterInfo *TRI,
38 const TargetRegisterInfo *TRI) const override;
43 const TargetRegisterInfo *TRI) const override;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.h31 class TargetRegisterInfo; variable
111 const TargetRegisterInfo &TRI) const;
116 const TargetRegisterInfo &TRI) const;
121 const TargetRegisterInfo &TRI) const;
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
H A DRegisterBank.cpp32 bool RegisterBank::verify(const TargetRegisterInfo &TRI) const { in verify()
82 LLVM_DUMP_METHOD void RegisterBank::dump(const TargetRegisterInfo *TRI) const { in dump()
88 const TargetRegisterInfo *TRI) const { in print()
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
H A DPPCFrameLowering.h123 const TargetRegisterInfo *TRI) const override;
129 const TargetRegisterInfo *TRI,
140 const TargetRegisterInfo *TRI) const override;

12345678910>>...16