/netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
H A D | TargetLowering.h | 3263 struct TargetLoweringOpt { struct 3270 explicit TargetLoweringOpt(SelectionDAG &InDAG, in TargetLoweringOpt() argument 3298 TargetLoweringOpt &TLO) const; argument 3302 TargetLoweringOpt &TLO) const; 3310 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant() 3318 TargetLoweringOpt &TLO) const; 3335 TargetLoweringOpt &TLO, unsigned Depth = 0, 3341 KnownBits &Known, TargetLoweringOpt &TLO, 3387 TargetLoweringOpt &TLO, unsigned Depth = 0, 3458 APInt &KnownZero, TargetLoweringOpt &TLO, unsigned Depth = 0) const; [all …]
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.h | 1073 TargetLoweringOpt &TLO) const override; 1093 TargetLoweringOpt &TLO, 1099 TargetLoweringOpt &TLO, 1106 TargetLoweringOpt &TLO,
|
H A D | X86ISelLowering.cpp | 34452 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant() 38348 TargetLowering::TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedVectorEltsForTargetShuffle() 38415 TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedVectorEltsForTargetNode() 38969 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBitsForTargetNode() 41400 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in combineVSelectToBLENDV()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.h | 423 TargetLoweringOpt &TLO, 506 TargetLoweringOpt &TLO) const override;
|
H A D | ARMISelLowering.cpp | 18203 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant() 18285 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBitsForTargetNode()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
H A D | AArch64ISelLowering.h | 511 TargetLoweringOpt &TLO) const override; 1078 TargetLoweringOpt &TLO,
|
H A D | AArch64ISelLowering.cpp | 1551 TargetLowering::TargetLoweringOpt &TLO, in optimizeLogicalImm() 1646 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant() 14791 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in performTBISimplification() 17929 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBitsForTargetNode()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.h | 326 TargetLoweringOpt &TLO) const override;
|
H A D | RISCVISelLowering.cpp | 5975 TargetLoweringOpt &TLO) const { in targetShrinkDemandedConstant()
|
/netbsd-src/external/apache2/llvm/dist/llvm/docs/ |
H A D | XRayExample.rst | 93 …vm::APInt const&, llvm::APInt&, llvm::APInt&, llvm::TargetLowering::TargetLoweringOpt&, unsigned i…
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
H A D | TargetLowering.cpp | 506 TargetLoweringOpt &TLO) const { in ShrinkDemandedConstant() 546 TargetLoweringOpt &TLO) const { in ShrinkDemandedConstant() 559 TargetLoweringOpt &TLO) const { in ShrinkDemandedOp() 604 TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in SimplifyDemandedBits() 618 TargetLoweringOpt &TLO, in SimplifyDemandedBits() 901 const APInt &OriginalDemandedElts, KnownBits &Known, TargetLoweringOpt &TLO, in SimplifyDemandedBits() 2312 TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in SimplifyDemandedVectorElts() 2375 APInt &KnownZero, TargetLoweringOpt &TLO, unsigned Depth, in SimplifyDemandedVectorElts() 2990 TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedVectorEltsForTargetNode() 3002 KnownBits &Known, TargetLoweringOpt &TLO, unsigned Depth) const { in SimplifyDemandedBitsForTargetNode()
|
H A D | DAGCombiner.cpp | 312 void CommitTargetLoweringOpt(const TargetLowering::TargetLoweringOpt &TLO); 327 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedBits() 855 CommitTargetLoweringOpt(const TargetLowering::TargetLoweringOpt &TLO) { in CommitTargetLoweringOpt() 1134 CommitTargetLoweringOpt(const TargetLowering::TargetLoweringOpt &TLO) { in CommitTargetLoweringOpt() 1161 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedBits() 1180 TargetLowering::TargetLoweringOpt TLO(DAG, LegalTypes, LegalOperations); in SimplifyDemandedVectorElts()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/XCore/ |
H A D | XCoreISelLowering.cpp | 1606 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine() 1622 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPUISelLowering.cpp | 4069 TargetLowering::TargetLoweringOpt TLO(DAG, !DCI.isBeforeLegalize(), in PerformDAGCombine()
|