Home
last modified time | relevance | path

Searched refs:TD_CNTL__SYNC_PHASE_SH_MASK (Results 1 – 8 of 8) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h10916 #define TD_CNTL__SYNC_PHASE_SH_MASK 0x00000003L macro
H A Dgfx_7_2_sh_mask.h13869 #define TD_CNTL__SYNC_PHASE_SH_MASK 0x3 macro
H A Dgfx_8_1_sh_mask.h16307 #define TD_CNTL__SYNC_PHASE_SH_MASK 0x3 macro
H A Dgfx_8_0_sh_mask.h15737 #define TD_CNTL__SYNC_PHASE_SH_MASK 0x3 macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h4568 #define TD_CNTL__SYNC_PHASE_SH_MASK … macro
H A Dgc_9_2_1_sh_mask.h3946 #define TD_CNTL__SYNC_PHASE_SH_MASK … macro
H A Dgc_9_1_sh_mask.h4040 #define TD_CNTL__SYNC_PHASE_SH_MASK … macro
H A Dgc_10_1_0_sh_mask.h8810 #define TD_CNTL__SYNC_PHASE_SH_MASK … macro