| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVSystemOperands.td | 20 class SysReg<string name, bits<12> op> {
43 let FilterClass = "SysReg";
76 def : SysReg<"ustatus", 0x000>;
77 def : SysReg<"uie", 0x004>;
78 def : SysReg<"utvec", 0x005>;
83 def : SysReg<"uscratch", 0x040>;
84 def : SysReg<"uepc", 0x041>;
85 def : SysReg<"ucause", 0x042>;
87 def : SysReg<"utval", 0x043>;
88 def : SysReg<"uip", 0x044>;
[all …]
|
| H A D | RISCVInstrInfo.td | 1170 class ReadSysReg<SysReg SR, list<Register> Regs>
1178 class WriteSysReg<SysReg SR, list<Register> Regs>
1186 class WriteSysRegImm<SysReg SR, list<Register> Regs>
1194 class SwapSysReg<SysReg SR, list<Register> Regs>
1203 class SwapSysRegImm<SysReg SR, list<Register> Regs>
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/MCTargetDesc/ |
| H A D | RISCVInstPrinter.cpp | 127 auto SysReg = RISCVSysReg::lookupSysRegByEncoding(Imm); in printCSRSystemRegister() local
128 if (SysReg && SysReg->haveRequiredFeatures(STI.getFeatureBits())) in printCSRSystemRegister()
129 O << SysReg->Name; in printCSRSystemRegister()
|
| H A D | RISCVBaseInfo.h | 243 struct SysReg { struct
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/AsmParser/ |
| H A D | RISCVAsmParser.cpp | 294 struct SysRegOp SysReg; member
317 SysReg = o.SysReg; in RISCVOperand()
713 return StringRef(SysReg.Data, SysReg.Length); in getSysReg()
793 Op->SysReg.Data = Str.data(); in createSysReg()
794 Op->SysReg.Length = Str.size(); in createSysReg()
795 Op->SysReg.Encoding = Encoding; in createSysReg()
862 Inst.addOperand(MCOperand::createImm(SysReg.Encoding)); in addCSRSystemRegisterOperands()
1294 auto SysReg = RISCVSysReg::lookupSysRegByEncoding(Imm); in parseCSRSystemRegister() local
1298 SysReg ? SysReg->Name : "", S, Imm, isRV64())); in parseCSRSystemRegister()
1312 auto SysReg = RISCVSysReg::lookupSysRegByName(Identifier); in parseCSRSystemRegister() local
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/AsmParser/ |
| H A D | AArch64AsmParser.cpp | 450 struct SysRegOp SysReg; member
498 SysReg = o.SysReg; in AArch64Operand()
605 return StringRef(SysReg.Data, SysReg.Length); in getSysReg()
1051 return SysReg.MRSReg != -1U; in isMRSSystemRegister()
1056 return SysReg.MSRReg != -1U; in isMSRSystemRegister()
1061 return (SysReg.PStateField == AArch64PState::PAN || in isSystemPStateFieldWithImm0_1()
1062 SysReg.PStateField == AArch64PState::DIT || in isSystemPStateFieldWithImm0_1()
1063 SysReg.PStateField == AArch64PState::UAO || in isSystemPStateFieldWithImm0_1()
1064 SysReg.PStateField == AArch64PState::SSBS); in isSystemPStateFieldWithImm0_1()
1069 return SysReg.PStateField != -1U; in isSystemPStateFieldWithImm0_15()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Utils/ |
| H A D | AArch64BaseInfo.h | 545 struct SysReg { struct
560 const SysReg *lookupSysRegByName(StringRef); argument
561 const SysReg *lookupSysRegByEncoding(uint16_t);
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ExpandPseudoInsts.cpp | 1044 auto SysReg = AArch64SysReg::TPIDR_EL0; in expandMI() local
1047 SysReg = AArch64SysReg::TPIDR_EL3; in expandMI()
1049 SysReg = AArch64SysReg::TPIDR_EL2; in expandMI()
1051 SysReg = AArch64SysReg::TPIDR_EL1; in expandMI()
1053 .addImm(SysReg); in expandMI()
|
| H A D | AArch64SystemOperands.td | 555 class SysReg<string name, bits<2> op0, bits<3> op1, bits<4> crn, bits<4> crm,
574 : SysReg<name, op0, op1, crn, crm, op2> {
581 : SysReg<name, op0, op1, crn, crm, op2> {
588 : SysReg<name, op0, op1, crn, crm, op2> {
|
| H A D | AArch64InstrInfo.cpp | 1909 const AArch64SysReg::SysReg *SrcReg = in expandPostRAPseudo()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMInstrVFP.td | 2785 class vfp_vstrldr<bit opc, bit P, bit W, bits<4> SysReg, string sysreg,
2794 let Inst{22} = SysReg{3};
2798 let Inst{15-13} = SysReg{2-0};
2807 multiclass vfp_vstrldr_sysreg<bit opc, bits<4> SysReg, string sysreg,
2810 vfp_vstrldr<opc, 1, 0, SysReg, sysreg,
2817 vfp_vstrldr<opc, 1, 1, SysReg, sysreg,
2825 vfp_vstrldr<opc, 0, 1, SysReg, sysreg,
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64InstPrinter.cpp | 1459 const AArch64SysReg::SysReg *Reg = AArch64SysReg::lookupSysRegByEncoding(Val); in printMRSSystemRegister()
1485 const AArch64SysReg::SysReg *Reg = AArch64SysReg::lookupSysRegByEncoding(Val); in printMSRSystemRegister()
|
| /netbsd-src/external/apache2/llvm/dist/clang/lib/CodeGen/ |
| H A D | CGBuiltin.cpp | 7160 StringRef SysReg = "") { in EmitSpecialRegisterBuiltin() argument
7169 if (SysReg.empty()) { in EmitSpecialRegisterBuiltin()
7171 SysReg = cast<clang::StringLiteral>(SysRegStrExpr)->getString(); in EmitSpecialRegisterBuiltin()
7174 llvm::Metadata *Ops[] = { llvm::MDString::get(Context, SysReg) }; in EmitSpecialRegisterBuiltin()
9612 unsigned SysReg = in EmitAArch64BuiltinExpr() local
9617 ((1 << 1) | ((SysReg >> 14) & 1)) << ":" << in EmitAArch64BuiltinExpr()
9618 ((SysReg >> 11) & 7) << ":" << in EmitAArch64BuiltinExpr()
9619 ((SysReg >> 7) & 15) << ":" << in EmitAArch64BuiltinExpr()
9620 ((SysReg >> 3) & 15) << ":" << in EmitAArch64BuiltinExpr()
9621 ( SysReg & 7); in EmitAArch64BuiltinExpr()
|