Searched refs:Succ2 (Results 1 – 3 of 3) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/IPO/ |
| H A D | PartialInlining.cpp | 585 auto GetReturnBlock = [&](BasicBlock *Succ1, BasicBlock *Succ2) { in computeOutliningInfo() argument
587 return std::make_tuple(Succ1, Succ2); in computeOutliningInfo()
588 if (IsReturnBlock(Succ2)) in computeOutliningInfo()
589 return std::make_tuple(Succ2, Succ1); in computeOutliningInfo()
595 auto GetCommonSucc = [&](BasicBlock *Succ1, BasicBlock *Succ2) { in computeOutliningInfo() argument
596 if (IsSuccessor(Succ1, Succ2)) in computeOutliningInfo()
597 return std::make_tuple(Succ1, Succ2); in computeOutliningInfo()
598 if (IsSuccessor(Succ2, Succ1)) in computeOutliningInfo()
599 return std::make_tuple(Succ2, Succ1); in computeOutliningInfo()
620 BasicBlock *Succ2 = *(succ_begin(CurrEntry) + 1); in computeOutliningInfo() local
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | MachineBlockPlacement.cpp | 1080 MachineBasicBlock *Succ2 = BestB.Dest; in getBestTrellisSuccessor() local
1082 if (allowTailDupPlacement() && shouldTailDuplicate(Succ2) && in getBestTrellisSuccessor()
1083 canTailDuplicateUnplacedPreds(BB, Succ2, Chain, BlockFilter) && in getBestTrellisSuccessor()
1084 isProfitableToTailDup(BB, Succ2, MBPI->getEdgeProbability(BB, Succ1), in getBestTrellisSuccessor()
1087 MBPI->getEdgeProbability(BB, Succ2), AdjustedSumProb); in getBestTrellisSuccessor()
1088 dbgs() << " Selected: " << getBlockName(Succ2) in getBestTrellisSuccessor()
1091 Result.BB = Succ2; in getBestTrellisSuccessor()
1353 const MachineBasicBlock *Succ2 = *(BB->succ_begin() + 1); in getLayoutSuccessorProbThreshold() local
1354 if (Succ1->isSuccessor(Succ2) || Succ2->isSuccessor(Succ1)) { in getLayoutSuccessorProbThreshold()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGRRList.cpp | 900 for (auto &Succ2 : SU->Succs) { in UnscheduleNodeBottomUp() local
901 if (Succ2.isAssignedRegDep() && Succ2.getReg() == Reg && in UnscheduleNodeBottomUp()
902 Succ2.getSUnit()->getHeight() < LiveRegGens[Reg]->getHeight()) in UnscheduleNodeBottomUp()
903 LiveRegGens[Reg] = Succ2.getSUnit(); in UnscheduleNodeBottomUp()
|