Searched refs:Src1VT (Results 1 – 6 of 6) sorted by relevance
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
H A D | VOP3Instructions.td | 20 (P.Src1VT (VOP3Mods P.Src1VT:$src1, i32:$src1_modifiers)), 25 (P.Src1VT (VOP3Mods P.Src1VT:$src1, i32:$src1_modifiers))))]; 37 dag src1_dag = (P.Src1VT (VOP3PMods P.Src1VT:$src1, i32:$src1_modifiers)); 64 (P.Src1VT (VOP3OpSel P.Src1VT:$src1, i32:$src1_modifiers)), 69 (P.Src1VT (VOP3OpSel P.Src1VT:$src1, i32:$src1_modifiers))))]; 83 (P.Src1VT (VOP3OpSelMods P.Src1VT:$src1, i32:$src1_modifiers)), 89 (P.Src1VT (VOP3OpSelMods P.Src1VT:$src1, i32:$src1_modifiers))))]; 100 …list<dag> ret3 = [(set P.DstVT:$vdst, (DivergentFragOrOp<node, P>.ret P.Src0VT:$src0, P.Src1VT:$sr… 101 …list<dag> ret2 = [(set P.DstVT:$vdst, (DivergentFragOrOp<node, P>.ret P.Src0VT:$src0, P.Src1VT:$sr… 109 …list<dag> ret3 = [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1, P.Src2VT:$src2, i1:$cl… [all …]
|
H A D | SIInstrInfo.td | 1990 ValueType Src1VT> { 1997 !if(!eq(Src1VT.Size, 64), 2007 ValueType Src1VT = i32> { 2014 !if(!eq(Src1VT.Size, 64), 2024 ValueType Src1VT = i32> { 2031 ValueType Src1VT = i32> { 2032 bit ret = !and(getHasDPP<NumSrcArgs, DstVT, Src0VT, Src1VT>.ret, 2033 getHas64BitOps<NumSrcArgs, DstVT, Src0VT, Src1VT>.ret); 2038 ValueType Src1VT = i32> { 2039 bit ret = !or(getHasDPP<NumSrcArgs, DstVT, Src0VT, Src1VT>.ret, [all …]
|
H A D | VOP2Instructions.td | 125 (P.Src1VT (VOP3Mods P.Src1VT:$src1, i32:$src1_modifiers))))], 126 [(set P.DstVT:$vdst, (node P.Src0VT:$src0, P.Src1VT:$src1))]); 585 (getDivergentFrag<Op>.ret Inst.Pfl.Src0VT:$src0, Inst.Pfl.Src1VT:$src1), 594 (getDivergentFrag<Op>.ret Inst.Pfl.Src0VT:$src0, Inst.Pfl.Src1VT:$src1),
|
H A D | VOPCInstructions.td | 194 (P.Src1VT (VOP3Mods P.Src1VT:$src1, i32:$src1_modifiers)), 196 [(set i1:$sdst, (setcc P.Src0VT:$src0, P.Src1VT:$src1, cond))]); 655 P.Src1VT:$src1))];
|
H A D | VOPInstructions.td | 770 !subst(P.Src1RC32, P.Src1VT, tmp))));
|
/netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
H A D | RISCVISelDAGToDAG.cpp | 453 MVT Src1VT = Src1.getSimpleValueType(); in Select() local 455 switch (RISCVTargetLowering::getLMUL(Src1VT)) { in Select() 495 Log2_32(Src1VT.getScalarSizeInBits()), DL, XLenVT); in Select() 522 MVT Src1VT = Src1.getSimpleValueType(); in Select() local 524 switch (RISCVTargetLowering::getLMUL(Src1VT)) { in Select() 585 Log2_32(Src1VT.getScalarSizeInBits()), DL, XLenVT); in Select()
|