Searched refs:SplitVT (Results 1 – 5 of 5) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6463 EVT SplitVT = EVT::getVectorVT(*DAG.getContext(), MVT::i32, CmpElements); in LowerVSETCC() local
6464 SDValue CastOp0 = DAG.getNode(ISD::BITCAST, dl, SplitVT, Op0); in LowerVSETCC()
6465 SDValue CastOp1 = DAG.getNode(ISD::BITCAST, dl, SplitVT, Op1); in LowerVSETCC()
6466 SDValue Cmp = DAG.getNode(ISD::SETCC, dl, SplitVT, CastOp0, CastOp1, in LowerVSETCC()
6468 SDValue Reversed = DAG.getNode(ARMISD::VREV64, dl, SplitVT, Cmp); in LowerVSETCC()
6469 SDValue Merged = DAG.getNode(ISD::AND, dl, SplitVT, Cmp, Reversed); in LowerVSETCC()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 7753 EVT SplitVT = in LowerTRUNCATEVector() local
7755 unsigned SplitNumElts = SplitVT.getVectorNumElements(); in LowerTRUNCATEVector()
7756 Op1 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, N1, in LowerTRUNCATEVector()
7758 Op2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, N1, in LowerTRUNCATEVector()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 19309 EVT SplitVT = EVT::getVectorVT(*DAG.getContext(), in reduceBuildVecToShuffle() local
19311 if (TLI.isTypeLegal(SplitVT)) { in reduceBuildVecToShuffle()
19312 SDValue VecIn2 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, Vec, in reduceBuildVecToShuffle()
19314 SDValue VecIn1 = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, SplitVT, Vec, in reduceBuildVecToShuffle()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 15703 MVT SplitVT = MVT::getVectorVT(ScalarVT, SplitNumElements); in splitAndLowerShuffle() local
15710 return std::make_pair(DAG.getBitcast(SplitVT, LoV), in splitAndLowerShuffle()
15711 DAG.getBitcast(SplitVT, HiV)); in splitAndLowerShuffle()
15749 return DAG.getUNDEF(SplitVT); in splitAndLowerShuffle()
15751 return DAG.getVectorShuffle(SplitVT, DL, LoV1, HiV1, V1BlendMask); in splitAndLowerShuffle()
15753 return DAG.getVectorShuffle(SplitVT, DL, LoV2, HiV2, V2BlendMask); in splitAndLowerShuffle()
15758 DAG.getVectorShuffle(SplitVT, DL, LoV1, HiV1, V1BlendMask); in splitAndLowerShuffle()
15768 DAG.getVectorShuffle(SplitVT, DL, LoV2, HiV2, V2BlendMask); in splitAndLowerShuffle()
15776 return DAG.getVectorShuffle(SplitVT, DL, V1Blend, V2Blend, BlendMask); in splitAndLowerShuffle()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 11601 EVT SplitVT = in LowerSVEStructLoad() local
11604 assert(isTypeLegal(SplitVT)); in LowerSVEStructLoad()
11606 SmallVector<EVT, 5> VTs(N, SplitVT); in LowerSVEStructLoad()
|