Home
last modified time | relevance | path

Searched refs:SPR_TCR (Results 1 – 11 of 11) sorted by relevance

/netbsd-src/sys/arch/powerpc/booke/dev/
H A De500wdog.c123 uint32_t tcr = mfspr(SPR_TCR); in e500wdog_setmode()
130 mtspr(SPR_TCR, tcr); in e500wdog_setmode()
150 const uint32_t tcr = mfspr(SPR_TCR); in e500wdog_attach()
/netbsd-src/sys/arch/powerpc/ibm4xx/dev/
H A Dwdog.c148 uint32_t tcr = mfspr(SPR_TCR); in wdog_setmode()
150 mtspr(SPR_TCR, tcr); in wdog_setmode()
/netbsd-src/sys/arch/evbppc/walnut/
H A Dmachdep.c122 mtspr(SPR_TCR, 0); /* disable all timers */ in initppc()
/netbsd-src/sys/arch/evbppc/explora/
H A Dmachdep.c106 mtspr(SPR_TCR, 0); in initppc()
/netbsd-src/sys/arch/powerpc/include/ibm4xx/
H A Dspr.h110 #define SPR_TCR 0x3da /* .4.. Timer Control Register */ macro
/netbsd-src/sys/arch/powerpc/ibm4xx/
H A Dclock.c190 mtspr(SPR_TCR, TCR_PIE | TCR_ARE | TCR_FIE | TCR_PERIOD); in cpu_initclocks()
/netbsd-src/sys/arch/evbppc/dht/
H A Dmachdep.c182 mtspr(SPR_TCR, 0); in initppc()
/netbsd-src/sys/arch/evbppc/mpc85xx/
H A Dmpc85xx_start.S222 mtspr SPR_TCR, %r3
H A Dmachdep.c1271 mtspr(SPR_TCR, TCR_WIE | mfspr(SPR_TCR)); in initppc()
/netbsd-src/sys/arch/powerpc/include/booke/
H A Dspr.h285 #define SPR_TCR 340 /* E... Timer Control Register */ macro
/netbsd-src/sys/arch/powerpc/booke/
H A De500_intr.c1404 uint32_t tcr = mfspr(SPR_TCR); in e500_intr_cpu_hatch()
1406 mtspr(SPR_TCR, tcr); in e500_intr_cpu_hatch()