Home
last modified time | relevance | path

Searched refs:SPLL_PLL_ENABLE (Results 1 – 4 of 4) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/display/
H A Dintel_dpll_mgr.c552 I915_WRITE(SPLL_CTL, val & ~SPLL_PLL_ENABLE); in hsw_ddi_spll_disable()
601 return val & SPLL_PLL_ENABLE; in hsw_ddi_spll_get_hw_state()
900 SPLL_PLL_ENABLE | SPLL_FREQ_1350MHz | SPLL_REF_MUXED_SSC; in hsw_get_dpll()
H A Dintel_display_power.c4524 I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE, in assert_can_disable_lcpll()
H A Dintel_display.c9757 if ((ctl & SPLL_PLL_ENABLE) == 0) in spll_uses_pch_ssc()
/netbsd-src/sys/external/bsd/drm2/dist/drm/i915/
H A Di915_reg.h9833 #define SPLL_PLL_ENABLE (1 << 31) macro