Home
last modified time | relevance | path

Searched refs:SPI_PS_INPUT_CNTL_1__DUP_MASK (Results 1 – 8 of 8) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h7860 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x00040000L macro
H A Dgfx_7_2_sh_mask.h8325 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 macro
H A Dgfx_8_1_sh_mask.h9977 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 macro
H A Dgfx_8_0_sh_mask.h9579 #define SPI_PS_INPUT_CNTL_1__DUP_MASK 0x40000 macro
/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15575 #define SPI_PS_INPUT_CNTL_1__DUP_MASK … macro
H A Dgc_9_2_1_sh_mask.h16759 #define SPI_PS_INPUT_CNTL_1__DUP_MASK … macro
H A Dgc_9_1_sh_mask.h16884 #define SPI_PS_INPUT_CNTL_1__DUP_MASK … macro
H A Dgc_10_1_0_sh_mask.h22953 #define SPI_PS_INPUT_CNTL_1__DUP_MASK … macro