/netbsd-src/external/gpl3/binutils/dist/opcodes/ |
H A D | ppc-opc.c | 4311 #define SE_RR(op, xop) \ macro 4314 #define SE_RR_MASK SE_RR(0x3f, 3) 9916 {"se_mr", SE_RR(0,1), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9917 {"se_mtar", SE_RR(0,2), SE_RR_MASK, PPCVLE, 0, {ARX, RY}}, 9918 {"se_mfar", SE_RR(0,3), SE_RR_MASK, PPCVLE, 0, {RX, ARY}}, 9919 {"se_add", SE_RR(1,0), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9920 {"se_mullw", SE_RR(1,1), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9921 {"se_sub", SE_RR(1,2), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9922 {"se_subf", SE_RR(1,3), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9923 {"se_cmp", SE_RR(3,0), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, [all …]
|
H A D | ChangeLog-2012 | 818 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
|
H A D | ChangeLog-2017 | 188 SCI8, SCI8BF, SD4, SE_IM5, SE_R, SE_RR, VX, VX_LSP, VX_RA_CONST,
|
/netbsd-src/external/gpl3/binutils.old/dist/opcodes/ |
H A D | ppc-opc.c | 4169 #define SE_RR(op, xop) \ macro 4172 #define SE_RR_MASK SE_RR(0x3f, 3) 9607 {"se_mr", SE_RR(0,1), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9608 {"se_mtar", SE_RR(0,2), SE_RR_MASK, PPCVLE, 0, {ARX, RY}}, 9609 {"se_mfar", SE_RR(0,3), SE_RR_MASK, PPCVLE, 0, {RX, ARY}}, 9610 {"se_add", SE_RR(1,0), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9611 {"se_mullw", SE_RR(1,1), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9612 {"se_sub", SE_RR(1,2), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9613 {"se_subf", SE_RR(1,3), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, 9614 {"se_cmp", SE_RR(3,0), SE_RR_MASK, PPCVLE, 0, {RX, RY}}, [all …]
|
H A D | ChangeLog-2012 | 818 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
|
H A D | ChangeLog-2017 | 188 SCI8, SCI8BF, SD4, SE_IM5, SE_R, SE_RR, VX, VX_LSP, VX_RA_CONST,
|
/netbsd-src/external/gpl3/gdb/dist/opcodes/ |
H A D | ChangeLog-2012 | 818 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
|
H A D | ChangeLog-2017 | 188 SCI8, SCI8BF, SD4, SE_IM5, SE_R, SE_RR, VX, VX_LSP, VX_RA_CONST,
|
/netbsd-src/external/gpl3/gdb.old/dist/opcodes/ |
H A D | ChangeLog-2012 | 818 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
|
H A D | ChangeLog-2017 | 188 SCI8, SCI8BF, SD4, SE_IM5, SE_R, SE_RR, VX, VX_LSP, VX_RA_CONST,
|