| /netbsd-src/external/gpl3/gcc/dist/libgcc/config/msp430/ |
| H A D | srli.S | 30 RRC.W R12 58 RRC.W R12,R12 92 RRC.W R13 93 RRC.W R12 120 RRC.W R13 121 RRC.W R12 155 RRC R15 156 RRC R14 157 RRC R13 158 RRC R12
|
| H A D | srai.S | 89 RRC.W R12 116 RRC.W R12 150 RRC R14 151 RRC R13 152 RRC R12
|
| /netbsd-src/external/gpl3/gcc.old/dist/libgcc/config/msp430/ |
| H A D | srli.S | 30 RRC.W R12 58 RRC.W R12,R12 76 RRC.W R13 77 RRC.W R12 104 RRC.W R13 105 RRC.W R12 139 RRC R15 140 RRC R14 141 RRC R13 142 RRC R12
|
| H A D | srai.S | 74 RRC.W R12 101 RRC.W R12 135 RRC R14 136 RRC R13 137 RRC R12
|
| /netbsd-src/crypto/external/bsd/heimdal/dist/lib/gssapi/krb5/ |
| H A D | cfx.c | 503 token->RRC[0] = 0; in _gssapi_wrap_cfx_iov() 504 token->RRC[1] = 0; in _gssapi_wrap_cfx_iov() 594 token->RRC[0] = (rrc >> 8) & 0xFF; in _gssapi_wrap_cfx_iov() 595 token->RRC[1] = (rrc >> 0) & 0xFF; in _gssapi_wrap_cfx_iov() 647 token->RRC[0] = (rrc >> 8) & 0xFF; in _gssapi_wrap_cfx_iov() 648 token->RRC[1] = (rrc >> 0) & 0xFF; in _gssapi_wrap_cfx_iov() 817 rrc = (token->RRC[0] << 8) | token->RRC[1]; in _gssapi_unwrap_cfx_iov() 946 ttoken->RRC[0] = token->RRC[0]; in _gssapi_unwrap_cfx_iov() 947 ttoken->RRC[1] = token->RRC[1]; in _gssapi_unwrap_cfx_iov() 1016 token->RRC[0] = 0; in _gssapi_unwrap_cfx_iov() [all …]
|
| H A D | cfx.h | 56 u_char RRC[2]; member
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.h | 36 RRC, enumerator
|
| H A D | MSP430ISelLowering.cpp | 1374 case MSP430ISD::RRC: return "MSP430ISD::RRC"; in getTargetNodeName()
|
| H A D | MSP430InstrInfo.td | 50 def MSP430rrc : SDNode<"MSP430ISD::RRC", SDTIntUnaryOp, []>;
|
| /netbsd-src/external/gpl3/gcc.old/dist/gcc/config/msp430/ |
| H A D | msp430.md | 994 "RRA%X0.W\t%H0 { RRC%X0.W\t%L0" 1002 "RRA%X0.W\t%H0 { RRC%X0.W\t%L0 { RRA%X0.W\t%H0 { RRC%X0.W\t%L0" 1059 "CLRC { RRC%X0.W\t%0" 1085 "CLRC { RRC%X0.W\t%H0 { RRC%X0.W\t%L0" 1093 "RRUX.W\t%H0 { RRC.W\t%L0 { RRUX.W\t%H0 { RRC.W\t%L0"
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 1477 const TargetRegisterClass* RRC; in computeRegisterProperties() local 1479 std::tie(RRC, Cost) = findRepresentativeClass(TRI, (MVT::SimpleValueType)i); in computeRegisterProperties() 1480 RepRegClassForVT[i] = RRC; in computeRegisterProperties()
|
| /netbsd-src/external/gpl3/gdb/dist/sim/msp430/ |
| H A D | ChangeLog-2021 | 211 an RRC instruction, if the ZC bit of the extension word is set.
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitSimplify.cpp | 1887 auto *RRC = HBS::getFinalVRegClass(R, MRI); in validateReg() local 1888 return OpRC->hasSubClassEq(RRC); in validateReg()
|
| /netbsd-src/crypto/external/bsd/heimdal/dist/lib/gssapi/ |
| H A D | ChangeLog | 1950 * cfx.c: - EC and RRC are big-endian, not little-endian - The 2052 * cfx.c: RRC also need to be zero before wraping them
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1576 const TargetRegisterClass *RRC = nullptr; in findRepresentativeClass() local 1586 RRC = &ARM::DPRRegClass; in findRepresentativeClass() 1596 RRC = &ARM::DPRRegClass; in findRepresentativeClass() 1600 RRC = &ARM::DPRRegClass; in findRepresentativeClass() 1604 RRC = &ARM::DPRRegClass; in findRepresentativeClass() 1608 return std::make_pair(RRC, Cost); in findRepresentativeClass()
|
| /netbsd-src/external/gpl3/gdb/dist/opcodes/ |
| H A D | ChangeLog-2016 | 2081 decoding an RRC instruction with the ZC bit set in the extension
|
| /netbsd-src/external/gpl3/binutils.old/dist/opcodes/ |
| H A D | ChangeLog-2016 | 2081 decoding an RRC instruction with the ZC bit set in the extension
|
| /netbsd-src/external/gpl3/binutils/dist/opcodes/ |
| H A D | ChangeLog-2016 | 2081 decoding an RRC instruction with the ZC bit set in the extension
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 2461 const TargetRegisterClass *RRC = nullptr; in findRepresentativeClass() local 2467 RRC = Subtarget.is64Bit() ? &X86::GR64RegClass : &X86::GR32RegClass; in findRepresentativeClass() 2470 RRC = &X86::VR64RegClass; in findRepresentativeClass() 2479 RRC = &X86::VR128XRegClass; in findRepresentativeClass() 2482 return std::make_pair(RRC, Cost); in findRepresentativeClass()
|