Home
last modified time | relevance | path

Searched refs:PPLL_FREQ_CTRL0__reg_tmg_fcw0_frac__SHIFT (Results 1 – 2 of 2) sorted by relevance

/netbsd-src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_sh_mask.h18365 #define PPLL_FREQ_CTRL0__reg_tmg_fcw0_frac__SHIFT 0x0 macro
H A Ddce_12_0_sh_mask.h361 #define PPLL_FREQ_CTRL0__reg_tmg_fcw0_frac__SHIFT macro