| /netbsd-src/external/gpl3/binutils.old/dist/opcodes/ |
| H A D | dlx-dis.c | 36 #define OPC(x) ((x >> 26) & 0x3F) macro 106 unsigned char r_opc[] = { OPC(ALUOP) }; /* Fix ME */ in dlx_r_type() 193 { OPC(LHIOP), "lhi" }, /* Load HI to register. */ in dlx_load_type() 194 { OPC(LBOP), "lb" }, /* load byte sign extended. */ in dlx_load_type() 195 { OPC(LBUOP), "lbu" }, /* load byte unsigned. */ in dlx_load_type() 196 { OPC(LSBUOP),"ldstbu"}, /* load store byte unsigned. */ in dlx_load_type() 197 { OPC(LHOP), "lh" }, /* load halfword sign extended. */ in dlx_load_type() 198 { OPC(LHUOP), "lhu" }, /* load halfword unsigned. */ in dlx_load_type() 199 { OPC(LSHUOP),"ldsthu"}, /* load store halfword unsigned. */ in dlx_load_type() 200 { OPC(LWOP), "lw" }, /* load word. */ in dlx_load_type() [all …]
|
| H A D | cr16-opc.c | 29 #define ARITH_BYTE_INST(NAME, OPC, OP1) \ argument 31 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{uimm4_1,20}, {regr,16}}}, \ 33 {NAME, 2, (OPC<<4)+0xB, 20, ARITH_BYTE_INS, {{OP1,0}, {regr,16}}}, \ 35 {NAME, 1, OPC+0x1, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}} 38 #define ARITH1_BYTE_INST(NAME, OPC, OP1) \ argument 40 {NAME, 2, (OPC<<4)+0xB, 20, ARITH_BYTE_INS, {{OP1,0}, {regr,16}}} 79 #define ARITH_BYTE_INST1(NAME, OPC) \ argument 81 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}} 87 #define ARITH_BYTE_INST2(NAME, OPC) \ argument 89 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{regr,20}, {regp,16}}} [all …]
|
| H A D | crx-opc.c | 31 #define ARITH_BYTE_INST(NAME, OPC) \ argument 33 {NAME, 1, OPC, 24, ARITH_BYTE_INS | CST4MAP, {{cst4,20}, {regr,16}}}, \ 35 {NAME, 2, (OPC<<4)+0xE, 20, ARITH_BYTE_INS | CST4MAP, {{i16,0}, {regr,16}}}, \ 37 {NAME, 1, OPC+0x40, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}} 64 #define ARITH_INST(NAME, OPC) \ argument 66 {NAME, 1, OPC, 24, ARITH_INS | CST4MAP, {{cst4,20}, {regr,16}}}, \ 68 {NAME, 2, (OPC<<4)+0xE, 20, ARITH_INS | CST4MAP, {{i16,0}, {regr,16}}}, \ 70 {NAME, 3, (OPC<<4)+0xF, 20, ARITH_INS, {{i32,0}, {regr,16}}}, \ 72 {NAME, 1, OPC+0x40, 24, ARITH_INS, {{regr,20}, {regr,16}}} 108 #define BRANCH_INST(NAME, OPC) \ argument [all …]
|
| /netbsd-src/external/gpl3/binutils/dist/opcodes/ |
| H A D | dlx-dis.c | 36 #define OPC(x) ((x >> 26) & 0x3F) macro 106 unsigned char r_opc[] = { OPC(ALUOP) }; /* Fix ME */ in dlx_r_type() 193 { OPC(LHIOP), "lhi" }, /* Load HI to register. */ in dlx_load_type() 194 { OPC(LBOP), "lb" }, /* load byte sign extended. */ in dlx_load_type() 195 { OPC(LBUOP), "lbu" }, /* load byte unsigned. */ in dlx_load_type() 196 { OPC(LSBUOP),"ldstbu"}, /* load store byte unsigned. */ in dlx_load_type() 197 { OPC(LHOP), "lh" }, /* load halfword sign extended. */ in dlx_load_type() 198 { OPC(LHUOP), "lhu" }, /* load halfword unsigned. */ in dlx_load_type() 199 { OPC(LSHUOP),"ldsthu"}, /* load store halfword unsigned. */ in dlx_load_type() 200 { OPC(LWOP), "lw" }, /* load word. */ in dlx_load_type() [all …]
|
| H A D | cr16-opc.c | 29 #define ARITH_BYTE_INST(NAME, OPC, OP1) \ argument 31 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{uimm4_1,20}, {regr,16}}}, \ 33 {NAME, 2, (OPC<<4)+0xB, 20, ARITH_BYTE_INS, {{OP1,0}, {regr,16}}}, \ 35 {NAME, 1, OPC+0x1, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}} 38 #define ARITH1_BYTE_INST(NAME, OPC, OP1) \ argument 40 {NAME, 2, (OPC<<4)+0xB, 20, ARITH_BYTE_INS, {{OP1,0}, {regr,16}}} 79 #define ARITH_BYTE_INST1(NAME, OPC) \ argument 81 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}} 87 #define ARITH_BYTE_INST2(NAME, OPC) \ argument 89 {NAME, 1, OPC, 24, ARITH_BYTE_INS, {{regr,20}, {regp,16}}} [all …]
|
| H A D | crx-opc.c | 31 #define ARITH_BYTE_INST(NAME, OPC) \ argument 33 {NAME, 1, OPC, 24, ARITH_BYTE_INS | CST4MAP, {{cst4,20}, {regr,16}}}, \ 35 {NAME, 2, (OPC<<4)+0xE, 20, ARITH_BYTE_INS | CST4MAP, {{i16,0}, {regr,16}}}, \ 37 {NAME, 1, OPC+0x40, 24, ARITH_BYTE_INS, {{regr,20}, {regr,16}}} 64 #define ARITH_INST(NAME, OPC) \ argument 66 {NAME, 1, OPC, 24, ARITH_INS | CST4MAP, {{cst4,20}, {regr,16}}}, \ 68 {NAME, 2, (OPC<<4)+0xE, 20, ARITH_INS | CST4MAP, {{i16,0}, {regr,16}}}, \ 70 {NAME, 3, (OPC<<4)+0xF, 20, ARITH_INS, {{i32,0}, {regr,16}}}, \ 72 {NAME, 1, OPC+0x40, 24, ARITH_INS, {{regr,20}, {regr,16}}} 108 #define BRANCH_INST(NAME, OPC) \ argument [all …]
|
| /netbsd-src/external/gpl3/binutils/dist/gas/config/ |
| H A D | rx-parse.y | 1345 #define OPC(x) { #x, x, IS_OPCODE } macro 1346 OPC(ABS), 1347 OPC(ADC), 1348 OPC(ADD), 1350 OPC(BCLR), 1351 OPC(BCND), 1352 OPC(BFMOV), 1353 OPC(BFMOVZ), 1354 OPC(BMCND), 1355 OPC(BNOT), [all …]
|
| H A D | rl78-parse.y | 1260 #define OPC(x) { #x, x, IS_OPCODE } macro 1262 OPC(ADD), 1263 OPC(ADDC), 1264 OPC(ADDW), 1266 OPC(AND1), 1267 OPC(BC), 1268 OPC(BF), 1269 OPC(BH), 1270 OPC(BNC), 1271 OPC(BNH), [all …]
|
| H A D | rx-parse.c | 4691 #define OPC(x) { #x, x, IS_OPCODE } macro 4692 OPC(ABS), 4693 OPC(ADC), 4694 OPC(ADD), 4696 OPC(BCLR), 4697 OPC(BCND), 4698 OPC(BFMOV), 4699 OPC(BFMOVZ), 4700 OPC(BMCND), 4701 OPC(BNOT), [all …]
|
| H A D | rl78-parse.c | 4504 #define OPC(x) { #x, x, IS_OPCODE } macro 4506 OPC(ADD), 4507 OPC(ADDC), 4508 OPC(ADDW), 4510 OPC(AND1), 4511 OPC(BC), 4512 OPC(BF), 4513 OPC(BH), 4514 OPC(BNC), 4515 OPC(BNH), [all …]
|
| /netbsd-src/external/gpl3/binutils.old/dist/gas/config/ |
| H A D | rx-parse.y | 1345 #define OPC(x) { #x, x, IS_OPCODE } macro 1346 OPC(ABS), 1347 OPC(ADC), 1348 OPC(ADD), 1350 OPC(BCLR), 1351 OPC(BCND), 1352 OPC(BFMOV), 1353 OPC(BFMOVZ), 1354 OPC(BMCND), 1355 OPC(BNOT), [all …]
|
| H A D | rl78-parse.y | 1260 #define OPC(x) { #x, x, IS_OPCODE } macro 1262 OPC(ADD), 1263 OPC(ADDC), 1264 OPC(ADDW), 1266 OPC(AND1), 1267 OPC(BC), 1268 OPC(BF), 1269 OPC(BH), 1270 OPC(BNC), 1271 OPC(BNH), [all …]
|
| H A D | rx-parse.c | 4691 #define OPC(x) { #x, x, IS_OPCODE } macro 4692 OPC(ABS), 4693 OPC(ADC), 4694 OPC(ADD), 4696 OPC(BCLR), 4697 OPC(BCND), 4698 OPC(BFMOV), 4699 OPC(BFMOVZ), 4700 OPC(BMCND), 4701 OPC(BNOT), [all …]
|
| H A D | rl78-parse.c | 4504 #define OPC(x) { #x, x, IS_OPCODE } macro 4506 OPC(ADD), 4507 OPC(ADDC), 4508 OPC(ADDW), 4510 OPC(AND1), 4511 OPC(BC), 4512 OPC(BF), 4513 OPC(BH), 4514 OPC(BNC), 4515 OPC(BNH), [all …]
|
| /netbsd-src/external/bsd/unbound/dist/testdata/ |
| H A D | subnet_scopezero.crpl | 57 00 08 ; OPC 81 00 08 ; OPC 104 00 08 ; OPC 127 00 08 ; OPC 147 00 08 00 07 ; OPC, optlen 166 00 08 ; OPC 185 00 08 00 07 ; OPC, optlen 204 00 08 ; OPC 223 00 08 00 04 ; OPC, optlen 241 00 08 ; OPC [all …]
|
| H A D | subnet_max_source.crpl | 116 00 08 ; OPC 139 00 08 ; OPC 162 00 08 ; OPC 183 00 08 00 06 ; OPC, optlen 205 00 08 ; OPC 224 00 08 00 07 ; OPC, optlen 246 00 08 ; OPC 265 00 08 00 07 ; OPC, optlen 288 00 08 ; OPC
|
| H A D | subnet_cached_ede.crpl | 37 00 08 ; OPC 56 00 08 ; OPC 76 00 08 00 07 ; OPC, optlen 99 00 08 00 07 ; OPC, optlen
|
| H A D | subnet_cached_servfail.crpl | 78 00 08 ; OPC 114 00 08 00 05 ; OPC, optlen 141 00 08 00 05 ; OPC, optlen 160 00 08 00 05 ; OPC, optlen
|
| H A D | subnet_cached.crpl | 145 00 08 ; OPC 166 00 08 00 07 ; OPC, optlen 187 00 08 ; OPC 208 00 08 00 07 ; OPC, optlen 229 00 08 ; OPC
|
| H A D | subnet_global_prefetch_with_client_ecs.crpl | 140 00 08 ; OPC 182 00 08 00 05 ; OPC, optlen 215 00 08 00 05 ; OPC, optlen 234 00 08 00 05 ; OPC, optlen
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/IR/ |
| H A D | Instruction.h | 756 #define HANDLE_TERM_INST(N, OPC, CLASS) OPC = N, 763 #define HANDLE_UNARY_INST(N, OPC, CLASS) OPC = N, 770 #define HANDLE_BINARY_INST(N, OPC, CLASS) OPC = N, 777 #define HANDLE_MEMORY_INST(N, OPC, CLASS) OPC = N, 784 #define HANDLE_CAST_INST(N, OPC, CLASS) OPC = N, 791 #define HANDLE_FUNCLETPAD_INST(N, OPC, CLASS) OPC = N, 798 #define HANDLE_OTHER_INST(N, OPC, CLASS) OPC = N,
|
| H A D | InstrTypes.h | 139 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ 140 static UnaryOperator *Create##OPC(Value *V, const Twine &Name = "") {\ 141 return Create(Instruction::OPC, V, Name);\ 144 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ 145 static UnaryOperator *Create##OPC(Value *V, const Twine &Name, \ 147 return Create(Instruction::OPC, V, Name, BB);\ 150 #define HANDLE_UNARY_INST(N, OPC, CLASS) \ 151 static UnaryOperator *Create##OPC(Value *V, const Twine &Name, \ 153 return Create(Instruction::OPC, V, Name, I);\ 232 #define HANDLE_BINARY_INST(N, OPC, CLASS) \ [all …]
|
| H A D | VPIntrinsics.def | 86 // \p OPC The standard IR opcode. 88 #define HANDLE_VP_TO_OPC(OPC) 99 #define HELPER_REGISTER_BINARY_INT_VP(INTRIN, SDOPC, OPC) \ 101 HANDLE_VP_TO_OPC(OPC) \
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | TargetOpcodes.h | 22 #define HANDLE_TARGET_OPCODE(OPC) OPC, argument 23 #define HANDLE_TARGET_OPCODE_MARKER(IDENT, OPC) IDENT = OPC, argument
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/IR/ |
| H A D | IntrinsicInst.cpp | 363 #define HANDLE_VP_TO_OPC(OPC) FunctionalOC = Instruction::OPC; in GetFunctionalOpcodeForVP() argument 376 #define HANDLE_VP_TO_OPC(OPC) case Instruction::OPC: in GetForOpcode() argument
|